 Ilya MarkovandMarkov Ilya
|
a2abce646f
|
[EPLB] Mask padding in EPLB load recording (#38128)
Signed-off-by: ilmarkov <markovilya197@gmail.com>
Signed-off-by: Markov Ilya <markovilya19@gmail.com>
Co-authored-by: Markov Ilya <markovilya19@gmail.com>
|
2026-06-28 19:43:58 -07:00 |
|
|
Harry Mellor
|
311ad689ad
|
Remove boilerplate missed by #46820 (#46956)
Signed-off-by: Harry Mellor <19981378+hmellor@users.noreply.github.com>
|
2026-06-29 08:11:17 +08:00 |
|
|
|
4dfbf1503b
|
[Model] Add support for openai/privacy-filter (#41026)
Signed-off-by: Fabian Joswig <fjosw@users.noreply.github.com>
Co-authored-by: wang.yuqi <yuqi.wang@daocloud.io>
Co-authored-by: Tyler Michael Smith <tlrmchlsmth@gmail.com>
|
2026-06-28 16:18:22 -07:00 |
|
|
fxmarty-amdandAndreas Karatzas
|
03c6d01c30
|
[OCP MX ] Add back emulation to available OCP MX backends list (#46629)
Signed-off-by: Felix Marty <Felix.Marty@amd.com>
Co-authored-by: Andreas Karatzas <akaratza@amd.com>
|
2026-06-28 12:43:19 -05:00 |
|
|
Gonzague de CarpentierandHarry Mellor
|
7544286b04
|
[Bugfix] Transformers backend: recompute mm_token_type_ids per request for M-RoPE (#46552)
Signed-off-by: Gonzague de Carpentier <decarpentierg@gmail.com>
Signed-off-by: Harry Mellor <19981378+hmellor@users.noreply.github.com>
Co-authored-by: Harry Mellor <19981378+hmellor@users.noreply.github.com>
|
2026-06-28 15:19:28 +00:00 |
|
|
Woosuk Kwon
|
89876b0c54
|
[GLM5] Implement op fusion for GLM5/DSV3.2 (#46876)
|
2026-06-28 08:17:39 -07:00 |
|
|
Wentao Ye
|
5c91039c41
|
[GLM5.2 Perf] Replace MOE all-reduce with reduce-scatter, 3.1%~3.2 E2E Throughput improvement (#46635)
Signed-off-by: yewentao256 <zhyanwentao@126.com>
|
2026-06-28 14:55:54 +00:00 |
|
|
frida-anderssonandAndreas Karatzas
|
6eb63a1da6
|
[Bugfix][DSv3.2] Skip indexer weights for index-cache-skipped layers (#46600)
Signed-off-by: Frida Andersson <fanderss@amd.com>
Co-authored-by: Andreas Karatzas <akaratza@amd.com>
|
2026-06-28 01:37:44 -07:00 |
|
|
Shanshan ShenandIsotr0py
|
35e6c86caa
|
[Bugfix][MM][CG] Enable dual-path ViT CUDA graph for Step3-VL (#46034)
Signed-off-by: shen-shanshan <467638484@qq.com>
Signed-off-by: Isotr0py <mozf@mail2.sysu.edu.cn>
Co-authored-by: Isotr0py <mozf@mail2.sysu.edu.cn>
|
2026-06-28 00:06:43 -07:00 |
|
|
|
c7ca0bccae
|
[ROCm][Perf] Add Fused Shared Expert (FSE) support for GLM-4.5/6/7 (#44313)
Signed-off-by: Olga Miroshnichenko <olga.miroshnichenko@amd.com>
Signed-off-by: Mehdi Ghanimifard <mehdi.ghanimifard@amd.com>
Co-authored-by: Mehdi Ghanimifard <mghanimi@amd.com>
Co-authored-by: Mehdi Ghanimifard <mehdi.ghanimifard@amd.com>
|
2026-06-28 00:04:08 -07:00 |
|
|
|
c6741b2ad4
|
[Model] Support Unlimited OCR (#46564)
Signed-off-by: Tianyu Guo <guoty9@mail2.sysu.edu.cn>
Signed-off-by: Isotr0py <mozf@mail2.sysu.edu.cn>
Co-authored-by: Isotr0py <mozf@mail2.sysu.edu.cn>
Co-authored-by: Roger Wang <hey@rogerw.io>
|
2026-06-27 23:09:18 -07:00 |
|
|
jj shaoandshaojinjie.sjj
|
ea2ead1db3
|
[Misc] Fix incorrect layer type annotation in Fp8LinearMethod (#46818)
Signed-off-by: shaojinjie.sjj <shaojinjiesjj@gmail.com>
Co-authored-by: shaojinjie.sjj <shaojinjiesjj@gmail.com>
|
2026-06-27 20:23:59 +00:00 |
|
|
|
867fd5e8ed
|
[ROCm][Perf] Use flydsl moe with Minimax-M3 mxfp8 weights on gfx950 and implemented moe-backend selection (#46184)
Signed-off-by: Hongxia Yang <hongxia.yang@amd.com>
Signed-off-by: tjtanaa <tunjian.tan@embeddedllm.com>
Co-authored-by: Claude Opus 4.8 (1M context) <noreply@anthropic.com>
Co-authored-by: TJian <tunjian.tan@embeddedllm.com>
Co-authored-by: Andreas Karatzas <akaratza@amd.com>
Co-authored-by: Tan Pin Siang <tanpinsiang@gmail.com>
|
2026-06-27 10:22:57 +00:00 |
|
|
Wentao Ye
|
b588f66dc2
|
[GLM5.2 Perf] fused_indexer_q_rope_quant triton kernel, 1.9% ~ 3.3% E2E Throughput improvement. (#46862)
Signed-off-by: yewentao256 <zhyanwentao@126.com>
|
2026-06-26 22:16:20 -07:00 |
|
|
|
ddd3855a28
|
[MoE Backend] add HPC-Ops MoE backend (#45924)
Signed-off-by: chengvjiang <chengvjiang@tencent.com>
Co-authored-by: chengvjiang <chengvjiang@tencent.com>
Co-authored-by: youkaichao <youkaichao@gmail.com>
|
2026-06-27 11:18:07 +08:00 |
|
|
Nick Hill
|
c6dd32a810
|
[ModelRunner V2] Support realtime embeddings (#46762)
|
2026-06-26 19:42:27 -07:00 |
|
|
Nick Hill
|
b94f212e37
|
[ModelRunner V2] Deduplicate ModelState init logic (#46776)
Signed-off-by: Nick Hill <nickhill123@gmail.com>
|
2026-06-26 16:32:45 -07:00 |
|
|
Harry Mellor
|
d8eb734d94
|
Fix Transformers backend FP8 MoE and remove some boilerplate (#46820)
Signed-off-by: Harry Mellor <19981378+hmellor@users.noreply.github.com>
|
2026-06-27 00:16:05 +01:00 |
|
|
|
701a23d99f
|
[Bugfix][Model] Support tensor parallelism for DiffusionGemma (#45719) (#46177)
Signed-off-by: Carlos Alvarado <carlos-alvarado@outlook.com>
Co-authored-by: Claude <noreply@anthropic.com>
Co-authored-by: Lucas Wilkinson <LucasWilkinson@users.noreply.github.com>
|
2026-06-26 20:05:04 +00:00 |
|
|
Julien Denize
|
3d3b96488f
|
Migrate Voxtral to mistral-common 1.11.5 audio API (#46705)
Signed-off-by: Julien Denize <40604584+juliendenize@users.noreply.github.com>
|
2026-06-26 11:06:31 -07:00 |
|
|
fxmarty-amd
|
37ce34922f
|
[CI] Fix failing CUDA graph capture in Triton MOE (#46735)
Signed-off-by: Felix Marty <Felix.Marty@amd.com>
|
2026-06-26 07:21:20 -07:00 |
|
|
Hongxia YangandClaude Opus 4.8
|
c2507fb293
|
[ROCm] [MoE] [Perf] Shared-expert fusion for bias-routed MoE; enable on MiniMax-M3 mxfp8 model (#46545)
Signed-off-by: Hongxia Yang <hongxia.yang@amd.com>
Co-authored-by: Claude Opus 4.8 <noreply@anthropic.com>
|
2026-06-26 07:05:20 -07:00 |
|
|
TJian
|
8921c4be88
|
[ROCm] [Performance] Optimize aiter moe for DeepSeekV4 (#46122)
Signed-off-by: tjtanaa <tunjian.tan@embeddedllm.com>
|
2026-06-26 06:43:27 -07:00 |
|
|
qli88andTJian
|
8e394244a5
|
[ROCm]Enable AITER MoE backend for MiniMax-M3-MXFP4 (#46419)
Signed-off-by: Qiang Li <qiang.li2@amd.com>
Co-authored-by: TJian <tunjian.tan@embeddedllm.com>
|
2026-06-26 06:35:35 -07:00 |
|
|
Tiezhen WANG
|
c7645bce04
|
Remove grok model arch from vllm (#46706)
Signed-off-by: Xianbao QIAN <xianbao.qian@gmail.com>
|
2026-06-25 23:02:10 -07:00 |
|
|
fxmarty-amd
|
552a9dbe59
|
[NVFP4][Emulation] Fuse NVFP4 weight dequantization with compute in triton kernel for w13/w2 MOE MLP linears (#44667)
Signed-off-by: Felix Marty <Felix.Marty@amd.com>
|
2026-06-25 19:33:00 -07:00 |
|
|
Giancarlo Delfinandmergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
02a1f23711
|
[DFlash] Fuse precompute kv per-layer rmsnorms (#46761)
Signed-off-by: Giancarlo Delfin <gdelfin@inferact.ai>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-06-25 19:32:07 -07:00 |
|
|
Mike GandMichael Goin
|
ad28d605e6
|
[Bugfix] Default tie_weights to sharing the weight (fix tied quantized embeddings, e.g. ModelOpt Gemma4) (#45544)
Signed-off-by: Mike G <180722391+mikekg@users.noreply.github.com>
Co-authored-by: Michael Goin <mgoin64@gmail.com>
|
2026-06-25 17:46:28 -07:00 |
|
|
Wentao Ye
|
8b4d93ba2b
|
[Perf] Remove redundant clone for GLM, Deepseek etc (#46651)
Signed-off-by: yewentao256 <zhyanwentao@126.com>
|
2026-06-25 13:09:00 -07:00 |
|
|
Michael Goin
|
e8e7b592d1
|
[Kernel][MoE] Tune block-FP8 fused MoE for low-batch decode (#46642)
Signed-off-by: mgoin <mgoin64@gmail.com>
|
2026-06-25 12:38:28 -07:00 |
|
|
Ranran
|
e45b279928
|
[Bugfix] Fix NVFP4+MTP crash: force unquantized mtp.fc for Qwen3Next (#46316)
Signed-off-by: Ranran Haoran Zhang <ranzhang@redhat.com>
|
2026-06-25 09:05:04 -07:00 |
|
|
Qiuyang Yueandmergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
9bfd878a48
|
[MoE] [MoE Refactor] Add moe kernel oracle abc 37753 (#43461)
Signed-off-by: Qiuyang Yue <yueqiuyang1389@gmail.com>
Signed-off-by: qyYue1389 <yueqiuyang1389@gmail.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-06-25 09:34:03 -04:00 |
|
|
|
638b1a99cc
|
[CPU][RISC-V] Add RVV path for W4A8 INT4 GEMM (#45269)
Signed-off-by: wcy <233313160abc@gmail.com>
Co-authored-by: lyd1992 <liuyudong@iscas.ac.cn>
Co-authored-by: OpenAI Codex <codex@openai.com>
|
2026-06-25 08:18:10 +00:00 |
|
|
Tiezhen WANGandClaude
|
72adb20a6a
|
[Model] Remove AquilaForCausalLM, AquilaModel (#46605)
Signed-off-by: Xianbao QIAN <xianbao.qian@gmail.com>
Co-authored-by: Claude <noreply@anthropic.com>
|
2026-06-25 08:08:26 +00:00 |
|
|
guybdandmergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2396d91e93
|
[CPU][Spec Decode] Enable DFlash SD for CPU (#44029)
Signed-off-by: guybd <guy.boudoukh@intel.com>
Signed-off-by: Guy Boudoukh <guy.boudoukh@intel.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-06-25 15:32:48 +08:00 |
|
|
|
710ebaa189
|
[ROCm][Bugfix] Fix chunk alignment when using context parallelism with TRITON_MLA (#46114)
Signed-off-by: Micah Williamson <micah.williamson@amd.com>
Co-authored-by: Andreas Karatzas <akaratza@amd.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-06-25 00:07:28 -04:00 |
|
|
Xin Yang
|
1273a8f05a
|
[Kernel] Add swap AB optimization to fused_moe_kernel (#36559)
Signed-off-by: Xin Yang <xyangx@amazon.com>
|
2026-06-25 01:44:30 +00:00 |
|
|
Kaihang Jiang
|
fc7fc421e9
|
[Kernel][MoE] Allow FlashInfer MXINT4 MoE for gated SiLU (#46518)
Signed-off-by: Kaihang Jiang <kaihangj@nvidia.com>
|
2026-06-24 18:32:50 -05:00 |
|
|
Woosuk KwonandClaude
|
d7ab9be775
|
[Bugfix] Support -1 (invalid/non-local) slots in topk_ids for Triton MoE (#46408)
Signed-off-by: Woosuk Kwon <woosuk@inferact.ai>
Co-authored-by: Claude <noreply@anthropic.com>
|
2026-06-24 13:59:42 -07:00 |
|
|
Woosuk KwonandClaude
|
6a1570711c
|
[Bugfix] Support non-power-of-2 top_k in legacy triton_kernels routing (#46406)
Signed-off-by: Woosuk Kwon <woosuk@inferact.ai>
Co-authored-by: Claude <noreply@anthropic.com>
|
2026-06-24 13:52:09 -07:00 |
|
|
|
49f2104c53
|
[Feature] Support DCP with FP8 KV cache in MLA decode path (#44044)
Signed-off-by: shivampr <shivampr.dev@gmail.com>
Signed-off-by: Shivam <shivamprasad91@gmail.com>
Co-authored-by: Matthew Bonanni <mbonanni@redhat.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-06-24 19:28:17 +00:00 |
|
|
HDCharlesandClaude Opus 4.6
|
56ca5997ea
|
Humming support for 2/3/5/6/7-bit pack-quantized weight-only inference (#46389)
Signed-off-by: HDCharles <charlesdavidhernandez@gmail.com>
Co-authored-by: Claude Opus 4.6 <noreply@anthropic.com>
|
2026-06-24 13:53:54 -04:00 |
|
|
Nick Hillandmergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
84c62e1cbd
|
[Model Runner V2][MM] Support EVS (#46535)
Signed-off-by: Nick Hill <nickhill123@gmail.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-06-24 10:18:56 -04:00 |
|
|
Fadi Arafeh
|
061043eaca
|
[CPU][Perf] Accelerate unquantized MoE for AArch64 (#46353)
Signed-off-by: Fadi Arafeh <fadi.arafeh@arm.com>
|
2026-06-24 14:14:35 +00:00 |
|
|
Tiezhen WANGandClaude
|
4cd1a84c88
|
[Model] Remove BaiChuanForCausalLM and BaichuanForCausalLM (#46362)
Signed-off-by: Xianbao QIAN <xianbao.qian@gmail.com>
Co-authored-by: Claude <noreply@anthropic.com>
|
2026-06-24 16:13:57 +08:00 |
|
|
|
489abadfb8
|
feat: support to OpenMOSS-Team (#44124)
Signed-off-by: nagisa-kun <1434936049@qq.com>
Signed-off-by: nagisa19 <1434936049@qq.com>
Signed-off-by: nagisa <1434936049@qq.com>
Co-authored-by: OpenAI Codex <codex@openai.com>
Co-authored-by: Roger Wang <hey@rogerw.io>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-06-24 00:08:13 -07:00 |
|
|
Woosuk Kwon
|
96de8bb389
|
[MoE] Free unused MXFP4 scales in OAI Triton Backend (#46549)
Signed-off-by: Woosuk Kwon <woosuk@inferact.ai>
|
2026-06-24 00:06:41 -07:00 |
|
|
Jee Jee Li
|
9d6fdc2901
|
[Kernel] GLM5 Router GEMM (#46385)
Signed-off-by: Jee Jee Li <jeejeelee@inferact.ai>
|
2026-06-23 22:54:50 -07:00 |
|
|
Michał Ganczarenko
|
ac1fa74616
|
[Bugfix] Fix NemotronLayerNorm1P hardcoded cuda device type (#46495)
Signed-off-by: <Michal Ganczarenko> <michal.ganczarenko@intel.com>
|
2026-06-24 13:21:02 +08:00 |
|
|
Nico Holmberg
|
80e511772f
|
[ROCm][Bugfix][Perf] enable shared expert fusion for Qwen3.5 (#44434)
Signed-off-by: Nico Holmberg <nico.holmberg@amd.com>
|
2026-06-23 23:19:51 +00:00 |
|