 JohnQinAMDandClaude Opus 5
|
ef5f7cd119
|
[ROCm][DSv4.1][Perf] Dequantize the MXFP8 weight once when dot_scaled cannot be used (#56560)
Signed-off-by: JohnQinAMD <yanyuan.qin@amd.com>
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-09-15 09:07:26 +08:00 |
|
|
Netanel Haber
|
d4ee7fe7a9
|
[Quantization] Select linear backends per quantization (#51204)
Signed-off-by: Netanel Haber <58652339+netanel-haber@users.noreply.github.com>
|
2026-09-14 16:24:18 -04:00 |
|
|
Matthias Gehre
|
dc2e8f1157
|
[ROCm][Perf] W4A16: keep skinny GEMM zero-points packed 4-bit (#54965)
Signed-off-by: Matthias Gehre <matthias.gehre@amd.com>
|
2026-09-14 17:40:25 +08:00 |
|
|
Li, Jiang
|
79f0be21ff
|
[Bugfix][CPU] Fix DeepSeek-R1 (FP8 MLA + MoE) correctness on CPU backend (#56773)
Signed-off-by: jiang1.li <jiang1.li@intel.com>
|
2026-09-14 17:30:28 +08:00 |
|
|
Ayushman Singhandmergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
7bcca16729
|
[Bugfix] Fix DeepGEMM FP8 warmup coverage (#56452)
Signed-off-by: Ayushman Singh <40520701+ayush1399@users.noreply.github.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-09-12 14:20:38 -04:00 |
|
|
Matt
|
b4da4d17ae
|
[ROCm][Bugfix] Fix AITER preshuffled FP8 block-scale kernel (#56433)
Signed-off-by: Matthew Wong <Matthew.Wong2@amd.com>
|
2026-09-11 11:44:57 +00:00 |
|
|
Simon Danielsson
|
7470082f57
|
[ROCm][Perf] Add bpreshuffled blockscaled fp8 GEMM (#51692)
Signed-off-by: simondanielsson <simon.danielsson99@hotmail.com>
|
2026-09-10 16:18:37 +00:00 |
|
|
siyuandIsotr0py
|
73fb19151f
|
[Fast Start] Support fp4 (#55465)
Signed-off-by: Isotr0py <Isotr0py@outlook.com>
Co-authored-by: Isotr0py <Isotr0py@outlook.com>
|
2026-09-10 13:22:17 +00:00 |
|
|
|
9b959b8657
|
[Model] DeepSeek-V4.1-Flash Model Definitions (#56228)
Signed-off-by: Roger Wang <hey@rogerw.io>
Signed-off-by: zjy0516 <riverclouds.zhu@qq.com>
Co-authored-by: Kimi Code <noreply@moonshot.cn>
Co-authored-by: zjy0516 <riverclouds.zhu@qq.com>
Co-authored-by: Codex <noreply@openai.com>
|
2026-09-10 20:16:26 +08:00 |
|
|
Li, Jiang
|
c3ccc0e957
|
[Model] Add DeepSeek-V4 CPU backend (#55355)
Signed-off-by: jiang1.li <jiang1.li@intel.com>
|
2026-09-10 14:14:48 +08:00 |
|
|
Colin Z
|
588a813a60
|
[ROCm] [BugFix] Fix AITER MXFP4 ASM-GEMM crash on unfused shared experts (#55213)
Signed-off-by: Colin Zeng <Colin.Zeng@amd.com>
|
2026-09-10 05:23:36 +00:00 |
|
|
Michael LazosandOpenAI Codex
|
28a73ccfba
|
[Kernel] Add NVFP4 support to the torch linear backend (#53319)
Signed-off-by: Michael Lazos <mlazos@meta.com>
Co-authored-by: OpenAI Codex <codex@openai.com>
|
2026-09-08 20:30:05 -04:00 |
|
|
Roderick Wuandmgoin
|
2c9d68f80b
|
[Quant][Kernel] Remove GPTQ Group/Dynamic Activation Ordering (#54809)
Signed-off-by: Roderick-Wu <roderickwu2003@gmail.com>
Signed-off-by: Roderick Wu <roderickwu2003@gmail.com>
Signed-off-by: mgoin <mgoin64@gmail.com>
Co-authored-by: mgoin <mgoin64@gmail.com>
|
2026-09-08 12:45:12 -07:00 |
|
|
Stefano Castagnetta
|
13cf9e05c1
|
[Perf][Quant][NVFP4] Prefer W4A4 linear kernels over weight-only ones on SM120/121 (#55170)
Signed-off-by: Stefano Castagnetta <scastagnetta@nvidia.com>
|
2026-09-08 15:06:45 +04:00 |
|
|
Jee Jee Li
|
199cb9b964
|
[Kernel] Remove unused fake implementation (#55535)
Signed-off-by: Jee Jee Li <jeejeelee@inferact.ai>
|
2026-09-06 17:54:32 -07:00 |
|
|
|
b7624069ff
|
[Fusion] Manual ActivationQuantFusionPass initial application (#51415)
Signed-off-by: mgoin <mgoin64@gmail.com>
Signed-off-by: ElizaWszola <ewszola@redhat.com>
Co-authored-by: Claude Opus 4.8 (1M context) <noreply@anthropic.com>
Co-authored-by: ElizaWszola <ewszola@redhat.com>
|
2026-09-03 13:37:31 -04:00 |
|
|
|
ee3c00bbf4
|
[Performance] Register Triton W4A16 GEMM as a custom op (#51453)
Signed-off-by: giuseppegrossi <ggrossi@amd.com>
Co-authored-by: TJian <tunjian.tan@embeddedllm.com>
Co-authored-by: Andreas Karatzas <akaratza@amd.com>
|
2026-09-01 22:55:34 -05:00 |
|
|
mingg26andOpenAI Codex
|
259a209bfa
|
[Kimi-K3][Perf] Prefetch ll_bf16 router weights for M=1 (#53524)
Signed-off-by: ming <ming@inferact.ai>
Co-authored-by: OpenAI Codex <codex@openai.com>
|
2026-09-01 21:40:19 +00:00 |
|
|
|
7a977c0699
|
[ModelOpt] Redesign the LinearMethod classes using the generic QuantKey-driven method (#49381)
Signed-off-by: Juhi Mittal <juhim@nvidia.com>
Signed-off-by: mgoin <mgoin64@gmail.com>
Co-authored-by: Claude Opus 4.8 (1M context) <noreply@anthropic.com>
Co-authored-by: mgoin <mgoin64@gmail.com>
|
2026-09-01 16:28:56 -04:00 |
|
|
Lain
|
882ca8d696
|
[Kernel] add Flashinfer cutedsl w4a16 linear (#53014)
Signed-off-by: Siyuan Fu <siyuanf@nvidia.com>
|
2026-09-01 02:49:14 +00:00 |
|
|
afriedriandAndreas Karatzas
|
2f1cba799e
|
[ROCm] remove VLLM_ROCM_USE_AITER_FP4_ASM_GEMM environment variable; make w4a4 use the preshuffle triton+asm by default (#53141)
Signed-off-by: Andy Friedrich <afriedri@amd.com>
Signed-off-by: afriedri <afriedri@amd.com>
Co-authored-by: Andreas Karatzas <akaratza@amd.com>
|
2026-08-28 18:59:53 +00:00 |
|
|
|
7c877062ac
|
[kernel] Integrate FlashInfer BF16 CuTeDSL Low Latency GEMM (#50572)
Signed-off-by: jiahanc <173873397+jiahanc@users.noreply.github.com>
Co-authored-by: OpenAI Codex <codex@openai.com>
Co-authored-by: Jee Jee Li <pandaleefree@gmail.com>
|
2026-08-27 22:29:12 +00:00 |
|
|
SeonjinandMisha Goin
|
bd8865a299
|
[Kernel] Add FlashInfer TRTLLM MXFP8 linear backend (#52204)
Signed-off-by: seonjinn <sna@nvidia.com>
Signed-off-by: Misha Goin <mgoin64@gmail.com>
Co-authored-by: Misha Goin <mgoin64@gmail.com>
|
2026-08-20 10:07:22 -04:00 |
|
|
Misha GoinandOpenAI Codex
|
541c6d64c1
|
[Bugfix][Quantization] Support CT block FP8 with Marlin (#52966)
Signed-off-by: mgoin <mgoin64@gmail.com>
Co-authored-by: OpenAI Codex <codex@openai.com>
|
2026-08-19 12:41:26 -07:00 |
|
|
Strahinja Stamenkovicandmergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
ddbf826bee
|
[ROCm] Gate Torch FP8 scaled-MM on architecture support (#51021)
Signed-off-by: sstamenk <strahinja.stamenkovic@amd.com>
Signed-off-by: Strahinja Stamenkovic <strahinja.stamenkovic@amd.com>
Signed-off-by: Strahinja Stamenkovic <sstamenk@amd.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-08-18 17:54:51 +00:00 |
|
|
Misha GoinandOpenAI Codex
|
bca7bea240
|
Remove VLLM_TEST_FORCE_FP8_MARLIN to replace with linear_backend/moe_backend (#52182)
Signed-off-by: mgoin <mgoin64@gmail.com>
Co-authored-by: OpenAI Codex <codex@openai.com>
|
2026-08-18 12:58:04 -04:00 |
|
|
|
69d3335066
|
[Bugfix][Quantization] Guard the MXFP8 FlashInfer path on FlashInfer availability (#52648)
Signed-off-by: Han Li <han.li124@imperial.ac.uk>
Signed-off-by: Misha Goin <mgoin64@gmail.com>
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
Co-authored-by: Misha Goin <mgoin64@gmail.com>
|
2026-08-17 18:38:42 -07:00 |
|
|
Misha Goin
|
4ab5e5012a
|
[Refactor] Simplify B12X linear kernels and warmup (#52368)
Signed-off-by: mgoin <mgoin64@gmail.com>
|
2026-08-17 09:45:45 -07:00 |
|
|
qli88
|
1d3a8b9e22
|
[ROCm][Bugfix] Fix Triton W4A16 bug in determining if transpose is required for GPTQ/AutoGPTQ (#48998)
Signed-off-by: Qiang Li <qiang.li2@amd.com>
|
2026-08-17 12:26:05 +00:00 |
|
|
Wentao Ye
|
7d7b6f26f4
|
[Refactor] Remove dead code for quantization (#52221)
Signed-off-by: yewentao256 <zhyanwentao@126.com>
|
2026-08-16 13:10:16 -04:00 |
|
|
Luke Alonso
|
3c79b1a8bf
|
[Kernel] Add B12X dense linear backends (#52016)
Signed-off-by: Luke Alonso <lalonso@gmail.com>
|
2026-08-13 19:48:33 -07:00 |
|
|
zofia
|
fe4c5dcd4c
|
[XPU] [Bugfix] process ragged weights in xpu linear backend (#52118)
Signed-off-by: Zhu, Zufang <zufang.zhu@intel.com>
|
2026-08-14 09:11:43 +08:00 |
|
|
zofiaandKunshang Ji
|
52c70b210c
|
[XPU] [Linear] enable torch linear backend for blockwise gemm on xpu (#50826)
Signed-off-by: Zhu, Zufang <zufang.zhu@intel.com>
Co-authored-by: Kunshang Ji <kunshang.ji@intel.com>
|
2026-08-11 16:43:33 +08:00 |
|
|
Priyansh JainandAndreas Karatzas
|
2acb055ed7
|
[CPU][Zen] Route BF16 MoE inference through zentorch on AMD (#44201)
Co-authored-by: Andreas Karatzas <akaratza@amd.com>
|
2026-08-10 23:20:05 -07:00 |
|
|
Lena OnyshchenkoandKunshang Ji
|
751f2ccdd3
|
[Kernel][XPU] Tensor-descriptor operand loads for Triton W8A8 scaled_mm (#47205)
Signed-off-by: oonyshch <xonyshch@gmail.com>
Co-authored-by: Kunshang Ji <kunshang.ji@intel.com>
|
2026-08-10 00:56:11 +00:00 |
|
|
Andrii SkliarandAleksandr Skliar
|
a801e71cb8
|
[Perf] Improve --linear-backend filtering (#48735)
Signed-off-by: Aleksandr Skliar <askliar@nvidia.com>
Signed-off-by: Andrii Skliar <askliar@nvidia.com>
Co-authored-by: Aleksandr Skliar <askliar@nvidia.com>
|
2026-08-07 15:15:54 -07:00 |
|
|
fxmarty-amd
|
3518110f2f
|
[Online quantization] Add online MXFP4 quantization support (#49347)
Signed-off-by: Felix Marty <Felix.Marty@amd.com>
|
2026-08-07 12:39:46 -07:00 |
|
|
Jinzhen LinandOpenAI Codex
|
fcde8e1460
|
[Refactor] refactor humming linear and moe backends to use explicit layer configs (#49610)
Signed-off-by: Jinzhen Lin <jinzhen.ljz@antgroup.com>
Co-authored-by: OpenAI Codex <noreply@openai.com>
|
2026-08-07 10:03:19 -07:00 |
|
|
Wentao Ye
|
c84789c40b
|
[Refactor] Remove kernel dead code (#51051)
Signed-off-by: yewentao256 <zhyanwentao@126.com>
|
2026-08-07 01:20:19 -07:00 |
|
|
zofiaandKunshang Ji
|
8060260e1d
|
[Linear] [Kernel] add block-wise scaled_mm (#49932)
Signed-off-by: Zhu, Zufang <zufang.zhu@intel.com>
Co-authored-by: Kunshang Ji <kunshang.ji@intel.com>
|
2026-08-06 14:40:26 +08:00 |
|
|
|
d779835a11
|
[XPU] Support MXFP8 linear weights for INC DeepSeek V4 model (#48476)
Signed-off-by: Wu, Xiaochang <xiaochang.wu@intel.com>
Signed-off-by: Xiaochang Wu <xiaochang.wu@intel.com>
Co-authored-by: Copilot <223556219+Copilot@users.noreply.github.com>
Co-authored-by: Kunshang Ji <kunshang.ji@intel.com>
|
2026-08-06 13:17:48 +08:00 |
|
|
Harry MellorandClaude Opus 5
|
1eb3694521
|
[Docs] Fix two docs build warnings (#51014)
Signed-off-by: Harry Mellor <19981378+hmellor@users.noreply.github.com>
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-08-04 05:29:04 -07:00 |
|
|
|
c810937573
|
[Kernel] Extend CuTe DSL skinny GEMM to GLM-5.2 (#49791)
Signed-off-by: Peiyuan Zhou <peiyuanzhou1994@gmail.com>
Co-authored-by: OpenAI Codex <codex@openai.com>
Co-authored-by: Jee Jee Li <pandaleefree@gmail.com>
|
2026-08-03 16:49:41 -07:00 |
|
|
skysnow2001andDouglas Lehr
|
f43e1d26e3
|
[ROCm] Enable AITER and FP8 inference on GFX120x (#43615)
Signed-off-by: skysnow2001 <skysnow9285@gmail.com>
Co-authored-by: Douglas Lehr <91553416+dllehr-amd@users.noreply.github.com>
|
2026-08-03 16:45:37 -05:00 |
|
|
Li, Jiang
|
c8602c7906
|
[CPU] Refine CPU kernel dispatch (#50801)
Signed-off-by: jiang1.li <jiang1.li@intel.com>
|
2026-08-03 17:42:53 +08:00 |
|
|
zofiaandKunshang Ji
|
e481da9508
|
[XPU] [Linear] add torch as xpu linear backend (#49664)
Signed-off-by: Zhu, Zufang <zufang.zhu@intel.com>
Co-authored-by: Kunshang Ji <kunshang.ji@intel.com>
|
2026-08-03 14:30:21 +08:00 |
|
|
fxmarty-amd
|
e67a2e0a56
|
[ROCm][Quark][7/N] Use MXFP4 linear kernel abstraction for emulation backend (#48949)
Signed-off-by: Felix Marty <Felix.Marty@amd.com>
|
2026-07-31 10:07:15 -07:00 |
|
|
Ma JianandKunshang Ji
|
ef0d084b4b
|
[XPU] Fix FP8 block scale layout for MLA compatibility (#50349)
Signed-off-by: Ma Jian <jian1.ma@intel.com>
Co-authored-by: Kunshang Ji <kunshang.ji@intel.com>
|
2026-07-31 11:05:35 +08:00 |
|
|
+1
|
4f1da84eb5
|
Enable gfx1250 ROCm architecture (#46516)
Signed-off-by: Douglas Lehr <Doug.Lehr@amd.com>
Signed-off-by: jpvillam <juan.villamizar@amd.com>
Signed-off-by: Daniel <danichan@amd.com>
Signed-off-by: Jaden Mathias <jaden.mathias@amd.com>
Signed-off-by: jpvillam <jpvillam@amd.com>
Signed-off-by: Juan Villamizar <100237675+jpvillam-amd@users.noreply.github.com>
Signed-off-by: Douglas Lehr <91553416+dllehr-amd@users.noreply.github.com>
Signed-off-by: Jaden Mathias <Jaden.Mathias@amd.com>
Co-authored-by: Douglas Lehr <Doug.Lehr@amd.com>
Co-authored-by: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
Co-authored-by: Daniel <danichan@amd.com>
Co-authored-by: Jaden Mathias <jaden.mathias@amd.com>
Co-authored-by: jpvillam <jpvillam@amd.com>
Co-authored-by: root <root@ctheliosr-1b114-f01-2.mnb.dcgpu>
Co-authored-by: Douglas Lehr <91553416+dllehr-amd@users.noreply.github.com>
Co-authored-by: dllehr <douglehr@amd.com>
Co-authored-by: Daniel Chan <Daniel.Chan@amd.com>
Co-authored-by: Andreas Karatzas <akaratza@amd.com>
|
2026-07-31 01:41:12 +00:00 |
|
|
Ryan ClarkandClaude Fable 5
|
68fb303a41
|
[Bugfix] Preserve Marlin runtime tensor storage across weight reload (#48438)
Signed-off-by: Ryan Clark <ryanclark2k@gmail.com>
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-30 14:50:03 -07:00 |
|