|
e77daef89e
|
[Model] Support DeepSeek-V4.1-Flash (#56214)
Signed-off-by: Yongye Zhu <zyy1102000@gmail.com>
Signed-off-by: Jee Jee Li <jeejeelee@inferact.ai>
Signed-off-by: andyluo7 <andy.luo@amd.com>
Signed-off-by: zjy0516 <riverclouds.zhu@qq.com>
Co-authored-by: Jee Jee Li <jeejeelee@inferact.ai>
Co-authored-by: andyluo7 <andy.luo@amd.com>
Co-authored-by: OpenAI Codex <codex@openai.com>
Co-authored-by: zjy0516 <riverclouds.zhu@qq.com>
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-09-11 02:11:19 -07:00 |
|
|
Kevin H. LuuandOpenAI Codex
|
1cf6555214
|
[Bugfix] Pin EPLB and MLA host-to-device transfer buffers (#56138)
Signed-off-by: khluu <khluu000@gmail.com>
Signed-off-by: Kevin H. Luu <khluu000@gmail.com>
Co-authored-by: OpenAI Codex <noreply@openai.com>
|
2026-09-11 01:57:47 -07:00 |
|
|
|
980c16c8e4
|
[PCP][Spec Decode] Adds PCP support for single-module MTP and replicated DSpark. (#56107)
Signed-off-by: Summer Yang <girasoleyang@gmail.com>
Signed-off-by: Lucas Wilkinson <lwilkins@redhat.com>
Co-authored-by: Summer Yang <girasoleyang@gmail.com>
Co-authored-by: OpenAI Codex <codex@openai.com>
Co-authored-by: OpenAI Codex <noreply@openai.com>
|
2026-09-10 22:07:53 -07:00 |
|
|
Marceli FylcekandClaude Opus 5
|
5b6cf93e8e
|
[XPU] Add forward_xpu to Mixer2RMSNormGated and FusedRMSNormGated (#54968)
Signed-off-by: Marceli Fylcek <marceli.fylcek@intel.com>
Co-authored-by: Claude Opus 5 <noreply@anthropic.com>
|
2026-09-11 07:58:28 +08:00 |
|
|
MattandClaude Opus 5
|
9163190dda
|
[ROCm][Bugfix][Perf] Tune multi-stream shared experts use; wvSplitKrc fixes (#56098)
Signed-off-by: Matthew Wong <Matthew.Wong2@amd.com>
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-09-10 15:14:22 -07:00 |
|
|
Micah Williamson
|
7de70fa7ae
|
[Bugfix][ROCm] Create linear layer biases with requires_grad=False (#56161)
Signed-off-by: Micah Williamson <micah.williamson@amd.com>
|
2026-09-10 13:54:52 -05:00 |
|
|
Itay AlroyandTyler Michael Smith
|
bdea2777ea
|
[Bugfix][MoE] Fix batched CUTLASS workspace overallocation (#55579)
Signed-off-by: Itay Alroy <ialroy@nvidia.com>
Co-authored-by: Tyler Michael Smith <tlrmchlsmth@gmail.com>
|
2026-09-10 15:33:56 +00:00 |
|
|
siyuandIsotr0py
|
73fb19151f
|
[Fast Start] Support fp4 (#55465)
Signed-off-by: Isotr0py <Isotr0py@outlook.com>
Co-authored-by: Isotr0py <Isotr0py@outlook.com>
|
2026-09-10 13:22:17 +00:00 |
|
|
|
9b959b8657
|
[Model] DeepSeek-V4.1-Flash Model Definitions (#56228)
Signed-off-by: Roger Wang <hey@rogerw.io>
Signed-off-by: zjy0516 <riverclouds.zhu@qq.com>
Co-authored-by: Kimi Code <noreply@moonshot.cn>
Co-authored-by: zjy0516 <riverclouds.zhu@qq.com>
Co-authored-by: Codex <noreply@openai.com>
|
2026-09-10 20:16:26 +08:00 |
|
|
Jakub ByczkowskiandCopilot
|
c9355e25e8
|
[XPU][Bugfix] Add forward_xpu to Ernie4_5_VLRotaryEmbedding (#55942)
Signed-off-by: Jakub Byczkowski <jakub.byczkowski@intel.com>
Co-authored-by: Copilot <175728472+Copilot@users.noreply.github.com>
|
2026-09-10 17:48:00 +08:00 |
|
|
|
fe26c705f7
|
[Model] Add Bailing V3 VL support (#55921)
Signed-off-by: zexplorerhj <zhjoneson@163.com>
Co-authored-by: Codex <noreply@openai.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-09-10 02:46:56 -07:00 |
|
|
Jared WenandClaude Fable 5.1
|
1768273c13
|
[Perf][GLM-5.3-Flash] Decode hot-path cleanups: strided KDA recurrent inputs, NoPE MQA query without concat, no duplicate router GEMM (#55736)
Signed-off-by: Jared Wen <jaredwen@inferact.ai>
Co-authored-by: Claude Fable 5.1 <noreply@anthropic.com>
|
2026-09-10 16:28:33 +08:00 |
|
|
Li, Jiang
|
c3ccc0e957
|
[Model] Add DeepSeek-V4 CPU backend (#55355)
Signed-off-by: jiang1.li <jiang1.li@intel.com>
|
2026-09-10 14:14:48 +08:00 |
|
|
Wei ZhaoandOpenAI Codex
|
8c87c333b8
|
[Perf] Fix TRTLLM ragged prefill perf regression (#55499)
Signed-off-by: wzhao18 <wzhao18.sz@gmail.com>
Co-authored-by: OpenAI Codex <noreply@openai.com>
|
2026-09-09 20:38:20 +00:00 |
|
|
|
83fe99399e
|
[Spec Decode] Add NVFP4 DSpark gathered top-k projection (#55713)
Signed-off-by: Andrii Skliar <askliar@nvidia.com>
Co-authored-by: Andrii Skliar <askliar@nvidia.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-09-09 17:33:46 +00:00 |
|
|
Harry MellorandClaude Opus 5
|
719284fe15
|
[Core][Model] Unify XD-RoPE into M-RoPE and derive the channel count (#56078)
Signed-off-by: Harry Mellor <19981378+hmellor@users.noreply.github.com>
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-09-09 09:23:30 -07:00 |
|
|
|
d8d53f17c2
|
[Rocm][Kimi-k3] Add pipeline_parallel support for the kimik3 model (#53664)
Signed-off-by: haic0 <149741444+haic0@users.noreply.github.com>
Co-authored-by: Cursor <cursoragent@cursor.com>
Co-authored-by: Shanshan Shen <467638484@qq.com>
|
2026-09-09 07:50:24 -07:00 |
|
|
|
cc4210f671
|
[Perf] Improve BF16x3 router GEMM accuracy and make it default on sm100 (#55899)
Signed-off-by: Thien Tran <gau.nernst@yahoo.com.sg>
Co-authored-by: OpenAI Codex <noreply@openai.com>
Co-authored-by: Jee Jee Li <pandaleefree@gmail.com>
|
2026-09-09 07:33:12 -07:00 |
|
|
Harry Huangandmergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
3116c5d06b
|
[Qwen4Exp] Support UVA PLE-offload and Engram tensor parallelism (#54371)
Signed-off-by: huanghaoyan.hhy <huanghaoyan.hhy@alibaba-inc.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-09-09 07:32:34 -07:00 |
|
|
|
60ad959b6f
|
Fix block FP8 MTP in ModelOpt mixed checkpoints (#55513)
Signed-off-by: Shiyang Chen <shiychen@nvidia.com>
Signed-off-by: Isotr0py <Isotr0py@outlook.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
Co-authored-by: Isotr0py <Isotr0py@outlook.com>
|
2026-09-08 22:47:21 +00:00 |
|
|
|
d29c88f162
|
[Core] Let SWA layers take the primary block size to avoid inflating the KV block LCM (#53007)
Signed-off-by: Bill Nell <bnell@redhat.com>
Signed-off-by: Lucas Wilkinson <lwilkins@redhat.com>
Co-authored-by: Lucas Wilkinson <lwilkins@redhat.com>
Co-authored-by: OpenAI Codex <codex@openai.com>
|
2026-09-08 16:44:43 -04:00 |
|
|
Roderick Wuandmgoin
|
2c9d68f80b
|
[Quant][Kernel] Remove GPTQ Group/Dynamic Activation Ordering (#54809)
Signed-off-by: Roderick-Wu <roderickwu2003@gmail.com>
Signed-off-by: Roderick Wu <roderickwu2003@gmail.com>
Signed-off-by: mgoin <mgoin64@gmail.com>
Co-authored-by: mgoin <mgoin64@gmail.com>
|
2026-09-08 12:45:12 -07:00 |
|
|
|
8ebc5b0a18
|
[Bugfix] Fix NVFP4 fused SiLU+mul scale allocation and global scale direction (#55643)
Signed-off-by: zjy0516 <riverclouds.zhu@qq.com>
Co-authored-by: khluu <khluu000@gmail.com>
Co-authored-by: jiahao <jxia77@terpmail.umd.edu>
Co-authored-by: Kimi Code <noreply@moonshot.cn>
|
2026-09-08 08:26:07 -07:00 |
|
|
Wentao Ye
|
6b15bea080
|
[Refactor] Remove utils dead code (#53941)
Signed-off-by: yewentao256 <zhyanwentao@126.com>
|
2026-09-08 11:22:09 -04:00 |
|
|
Canlin GuoandOpenAI Codex
|
8e1f97e709
|
[Qwen3.8-Flash-Next] Tune FP8 TP2/TP4 Triton MoE on B200 (#55890)
Signed-off-by: Canlin <canlinguosdu@gmail.com>
Co-authored-by: OpenAI Codex <noreply@openai.com>
|
2026-09-08 22:45:18 +08:00 |
|
|
Stefano Castagnetta
|
f6326f53bd
|
[Perf][GDN] Enable the FlashInfer GDN prefill kernel on SM12x (#55715)
Signed-off-by: Stefano Castagnetta <scastagnetta@nvidia.com>
|
2026-09-08 12:26:03 +00:00 |
|
|
jimmy-adams
|
e41a17e606
|
[ROCm][Quantization] Support AMD Quark per-block FP8 for fused MoE layers (#52263)
Signed-off-by: huji <huidong.ji@amd.com>
Signed-off-by: jimmy-adams <41593649+jimmy-adams@users.noreply.github.com>
|
2026-09-08 10:30:26 +00:00 |
|
|
Taoyu ZhuandShanshan Shen
|
ce6c241ddc
|
[ROCm][Perf][M3] Fused allreduce+GemmaRMSNorm fast path (#54787)
Signed-off-by: Taoyu Zhu <zhutaoyu97@gmail.com>
Co-authored-by: Shanshan Shen <467638484@qq.com>
|
2026-09-08 07:21:49 +00:00 |
|
|
weihan
|
9ea8f3ffc3
|
[Bugfix] Honor STEP token pooling in DispatchPooler.for_seq_cls (#55307)
Signed-off-by: weihan <130119942+krsish@users.noreply.github.com>
|
2026-09-08 04:13:09 +00:00 |
|
|
Wei Zhao
|
a69402aaa8
|
[Perf] Integrate FlashInfer KDA kernels (#55364)
Signed-off-by: wzhao18 <wzhao18.sz@gmail.com>
|
2026-09-07 20:29:30 -07:00 |
|
|
leo
|
12579c7f01
|
[Kernel][Perf] Tune H20 block-FP8 MoE low-batch configs (+21%) (#54668)
Signed-off-by: liuyao0322 <yaoliu548926@gmail.com>
|
2026-09-08 03:20:21 +00:00 |
|
|
Artur FierkaandClaude
|
9dbdf8e9af
|
[Bugfix][Quantization][MoE] Normalise an unset group_size on the compressed-tensors WNA16 MoE path (#53163)
Signed-off-by: Artur Fierka <artur.fierka@intel.com>
Co-authored-by: Claude <noreply@anthropic.com>
|
2026-09-08 09:42:46 +08:00 |
|
|
|
1713b9866a
|
[2/N][warmup][DSv4] Migrate sequence and DCP kernels (#53564)
Signed-off-by: LopezCastroRoberto <rocastro@redhat.com>
Co-authored-by: Codex <codex@openai.com>
Co-authored-by: OpenAI Codex <noreply@openai.com>
Co-authored-by: Lucas Wilkinson <LucasWilkinson@users.noreply.github.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-09-07 09:35:54 -04:00 |
|
|
Artur Fierka
|
5e6f6a8ed4
|
[Bugfix][Quantization][XPU] Fix moe_wna16 linear weight loading (#52651)
Signed-off-by: Artur Fierka <artur.fierka@intel.com>
|
2026-09-07 20:20:17 +08:00 |
|
|
Marceli FylcekandClaude Opus 5
|
9b85112e13
|
[XPU] Route grouped_topk to the fused _moe_C kernel on XPU (#53580)
Signed-off-by: Marceli Fylcek <marceli.fylcek@intel.com>
Co-authored-by: Claude Opus 5 <noreply@anthropic.com>
|
2026-09-07 17:43:38 +08:00 |
|
|
|
5893426b88
|
[Bugfix] DSv4 MXFP4 selector: stop narrowing explicit aliases to their BF16 variant (#53586)
Signed-off-by: Zihua Wu <zihuaw@nvidia.com>
Signed-off-by: Zihua Wu <13583761+lucifer1004@users.noreply.github.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
Co-authored-by: Jee Jee Li <pandaleefree@gmail.com>
Co-authored-by: Yongye Zhu <zyy1102000@gmail.com>
|
2026-09-07 07:19:13 +00:00 |
|
|
Thien Tran
|
d9105ea800
|
[Qwen3.8-Flash-Next] Remove torch.compile for NVIDIA implementation (#55272)
Signed-off-by: Thien Tran <gau.nernst@yahoo.com.sg>
|
2026-09-06 21:57:56 -07:00 |
|
|
Wei Zhao
|
6748217fb9
|
[Bugfix] Fix Kimi K3 NVFP4 MoE weight conversion OOM (#55407)
Signed-off-by: wzhao18 <wzhao18.sz@gmail.com>
|
2026-09-07 11:45:25 +08:00 |
|
|
|
de69e821b7
|
[ROCm][Perf][DeepSeek V4] Fuse native FP8 shared expert with MXFP4 routed experts (#53161)
Signed-off-by: fai <fangzhouai@gmail.com>
Co-authored-by: OpenAI Codex <codex@openai.com>
Co-authored-by: Cursor Agent <agent@cursor.com>
|
2026-09-06 19:42:21 -07:00 |
|
|
Wenhua Cheng
|
294fbb4f59
|
add 2/3/5/6/7 CUDA support in AutoRound format (#52890)
Signed-off-by: Wenhua Cheng <wenhua.cheng@intel.com>
|
2026-09-07 09:59:19 +08:00 |
|
|
Jee Jee Li
|
199cb9b964
|
[Kernel] Remove unused fake implementation (#55535)
Signed-off-by: Jee Jee Li <jeejeelee@inferact.ai>
|
2026-09-06 17:54:32 -07:00 |
|
|
Baki Burak Öğün
|
f2e2936f91
|
[Kernel] Add fused MoE tuned config for E=256,N=512 on NVIDIA A100 80GB PCIe (#55511)
Signed-off-by: Baki Burak Ogun <63836730+bakiburakogun@users.noreply.github.com>
|
2026-09-06 03:15:01 +00:00 |
|
|
Wei ZhaoandOpenAI Codex
|
16328c7a77
|
[Perf] Kimi K3 nvfp4 Align in_proj weights by 128 to avoid elementwise copy (#55242)
Signed-off-by: wzhao18 <wzhao18.sz@gmail.com>
Co-authored-by: OpenAI Codex <codex@openai.com>
|
2026-09-05 10:46:47 +08:00 |
|
|
|
385ba6b5b0
|
[Bugfix][Quantization] Register Quark per-block FP8 scales as weight_scale (#54770)
Signed-off-by: jimmy-adams <41593649+jimmy-adams@users.noreply.github.com>
Co-authored-by: fxmarty-amd <felmarty@amd.com>
Co-authored-by: Shanshan Shen <467638484@qq.com>
|
2026-09-05 10:44:24 +08:00 |
|
|
Nick Hill
|
8277c42e4c
|
[Perf] Ensure async h2d copies are pinned in more places (#55202)
|
2026-09-04 17:17:01 -07:00 |
|
|
|
5690b02c03
|
[Quantization] Support online quantization with partially pre-quantized checkpoints (#51392)
Signed-off-by: Felix Marty <Felix.Marty@amd.com>
Signed-off-by: mgoin <mgoin64@gmail.com>
Co-authored-by: Codex <codex@openai.com>
Co-authored-by: mgoin <mgoin64@gmail.com>
|
2026-09-04 11:46:06 -07:00 |
|
|
yzyyzyhhhandyaozhiyuan.666
|
1ff5edb023
|
[Bug-fix] Fix MoE fused sum row offsets (#50220)
Signed-off-by: yaozhiyuan.666 <yaozhiyuan.666@bytedance.com>
Co-authored-by: yaozhiyuan.666 <yaozhiyuan.666@bytedance.com>
|
2026-09-04 09:39:02 -07:00 |
|
|
|
f19431e5c8
|
[Bugfix][MoE] Allow TRTLLM FP8 block-scale MoE with SwiGLU clamp (#55069)
Signed-off-by: aoshen02 <aoshen02@users.noreply.github.com>
Co-authored-by: aoshen02 <aoshen524@gmail.com>
Co-authored-by: aoshen02 <aoshen02@users.noreply.github.com>
Co-authored-by: Codex <noreply@openai.com>
|
2026-09-04 08:34:21 -07:00 |
|
|
|
a69e75b9b6
|
Fast Start (#54921)
Signed-off-by: Isotr0py <Isotr0py@outlook.com>
Co-authored-by: liusy58 <liusy58@smail.nju.edu.cn>
Co-authored-by: Isotr0py <Isotr0py@outlook.com>
|
2026-09-04 06:32:06 -07:00 |
|
|
|
579aef4e8d
|
[ROCm] Bump AITER to 0.1.21.post1 (#52826)
Signed-off-by: Rohan138 <rohanpotdar138@gmail.com>
Signed-off-by: Rohan Potdar <rohan.potdar@amd.com>
Signed-off-by: fai <fangzhouai@gmail.com>
Co-authored-by: Claude Opus 4.8 <noreply@anthropic.com>
Co-authored-by: Andreas Karatzas <akaratza@amd.com>
Co-authored-by: fai <fangzhouai@gmail.com>
|
2026-09-03 16:28:40 -07:00 |
|