 Robert ShawandClaude Code
|
283d76d56a
|
[Bugfix] Widen ep_gather output offset to int64 (#58373)
Signed-off-by: Robert Shaw <robertgshaw2@gmail.com>
Co-authored-by: Claude Code <noreply@anthropic.com>
|
2026-10-07 01:45:04 +00:00 |
|
|
|
5ab4e4445b
|
[Perf][MoE] Skip padded work in block-FP8 DeepGEMM experts (#59128)
Signed-off-by: Tyler Michael Smith <tlrmchlsmth@gmail.com>
Co-authored-by: Codex <noreply@openai.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-10-06 18:49:57 -05:00 |
|
|
|
d1f3d8b870
|
[Quantization] Prefer Humming before Marlin backends on SM90 (#56997)
Signed-off-by: jinzhen.ljz <jinzhen.ljz@antgroup.com>
Signed-off-by: mgoin <mgoin64@gmail.com>
Co-authored-by: Codex <noreply@openai.com>
Co-authored-by: mgoin <mgoin64@gmail.com>
Co-authored-by: Claude Opus 5.5 <noreply@anthropic.com>
|
2026-10-06 12:31:35 -07:00 |
|
|
|
f8d92cae41
|
[Quantization] Layer re-quantization for linear layers through online quantization API (MXFP8 -> FP8 PTPC showcase) (#55684)
Signed-off-by: Felix Marty <Felix.Marty@amd.com>
Signed-off-by: Tan Pin Siang <tanpinsiang@gmail.com>
Co-authored-by: vllmellm <vllm.ellm@embeddedllm.com>
Co-authored-by: Tan Pin Siang <tanpinsiang@gmail.com>
Co-authored-by: Misha Goin <mgoin64@gmail.com>
|
2026-10-06 11:38:18 -05:00 |
|
|
Samuel NordmannandMisha Goin
|
4a99ca40d6
|
[Perf][MoE] Eliminate staging from NCCL symmetric reduce-scatter (#49194)
Signed-off-by: samnordmann <snordmann@nvidia.com>
Co-authored-by: Misha Goin <mgoin64@gmail.com>
|
2026-10-06 07:37:01 -07:00 |
|
|
roikoren755andzjy0516
|
e11962fc1c
|
[Feat][Mamba2] Enable internal prefill checkpoints (#57329)
Signed-off-by: Roi Koren <roik@nvidia.com>
Signed-off-by: zjy0516 <riverclouds.zhu@qq.com>
Co-authored-by: zjy0516 <riverclouds.zhu@qq.com>
|
2026-10-06 07:53:51 +00:00 |
|
|
|
40c86ae1ce
|
[Kernel] Enable OAI Triton MXFP4 MoE on SM12x (#58877)
Signed-off-by: lazymio <mio@lazym.io>
Co-authored-by: Claude Fable 5.1 <noreply@anthropic.com>
Co-authored-by: Shengqi Chen <harry-chen@outlook.com>
|
2026-10-06 01:49:13 -04:00 |
|
|
|
b2863c0de9
|
[Kimi-K3] Use the fused K/V pack kernel on the decode-context-parallel prefill path (#56881)
Signed-off-by: Brandon Zhang <31413216+brandonfzhang@users.noreply.github.com>
Co-authored-by: Claude Fable 5.1 <noreply@anthropic.com>
Co-authored-by: Wei Zhao <51183510+wzhao18@users.noreply.github.com>
|
2026-10-06 00:13:55 +00:00 |
|
|
MasonandYongye Zhu
|
6dd813e0b7
|
[Bugfix][MoE] Allow MiniMax2 routing in TRTLLM BF16 monolithic backend (#59571)
Signed-off-by: Mason Pitt <bradley.b.pitt@gmail.com>
Co-authored-by: Yongye Zhu <zyy1102000@gmail.com>
|
2026-10-05 16:24:14 -07:00 |
|
|
akii96
|
182247257f
|
[ROCm][Perf] Use a stacked hipBLASLt GEMM for the bf16x3 router (#52668)
Signed-off-by: Aakif Nawaz <aakif.nawaz@amd.com>
|
2026-10-05 17:28:07 +00:00 |
|
|
cjackal
|
0e468adb43
|
[Model] Extend device-side mm normalization to Kimi K2.5 / K3 (#59278)
Signed-off-by: cjackal <44624812+cjackal@users.noreply.github.com>
|
2026-10-05 21:28:13 +08:00 |
|
|
roikoren755andmergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
51eeb0c58f
|
[Bugfix] Load stacked expert weights for non-gated MoE (#59031)
Signed-off-by: Roi Koren <roik@nvidia.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-10-05 15:26:55 +03:00 |
|
|
Markus Hartikainen
|
b0e21b3083
|
[ROCm][Kimi-K3] Add opt-in gfx942 MXFP4-to-int4 conversion (#51274)
Signed-off-by: Markus Hartikainen <markus.hartikainen@amd.com>
Signed-off-by: Hartikainen <mahartik@amd.com>
|
2026-10-03 14:28:02 +08:00 |
|
|
Julien Debache
|
111f71a6db
|
[feat] FlashInfer CuteDSL MegaMoE integration (#54049)
Signed-off-by: jdebache <jdebache@nvidia.com>
|
2026-10-02 15:43:33 -04:00 |
|
|
jackLeiandMisha Goin
|
10f6ab01a9
|
[Perf] Use value-only reduction for native per-token FP8 quantization (#59800)
Signed-off-by: jackLei0901 <841747318@qq.com>
Co-authored-by: Misha Goin <mgoin64@gmail.com>
|
2026-10-02 18:37:17 +00:00 |
|
|
|
9cf087fd14
|
[Perf] Tune MoE weighted-sum kernel launch configuration (#59731)
Signed-off-by: Jinzhen Lin <jinzhen.ljz@antgroup.com>
Co-authored-by: Codex <noreply@openai.com>
Co-authored-by: Misha Goin <mgoin64@gmail.com>
|
2026-10-02 17:09:29 +00:00 |
|
|
|
4c4003bb5f
|
[Bugfix] Bind routed-experts capture to the MoE layer, not the kernel (#59455)
Signed-off-by: aoshen02 <aoshen@inferact.ai>
Co-authored-by: aoshen02 <aoshen@inferact.ai>
Co-authored-by: Claude Opus 5.5 <noreply@anthropic.com>
|
2026-10-02 15:50:38 +00:00 |
|
|
aoshen02andClaude Opus 5.5
|
c91dccc080
|
[Bugfix][Quark] Pass grouped-routing arguments to OCP MX monolithic kernels (#59752)
Signed-off-by: aoshen02 <aoshen@inferact.ai>
Co-authored-by: Claude Opus 5.5 <noreply@anthropic.com>
|
2026-10-02 13:46:48 +00:00 |
|
|
|
e4294144a8
|
[Perf] Keep non-speculative GDN decode on the standard path (#59735)
Signed-off-by: DimensionSTP <65501090+DimensionSTP@users.noreply.github.com>
Signed-off-by: Thien Tran <gau.nernst@yahoo.com.sg>
Co-authored-by: Thien Tran <gau.nernst@yahoo.com.sg>
Co-authored-by: Kimi Code <noreply@moonshot.ai>
|
2026-10-02 13:44:53 +00:00 |
|
|
Rajeev Warrierandmergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
30e956fad3
|
[Docs] Fix stale W4A16 NVFP4 default kernel in ModelOpt docs (#59135)
Signed-off-by: Rajeev Warrier <warrier.rajeev.95@gmail.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-10-02 13:21:43 +00:00 |
|
|
pmanczakandPawel Manczak
|
bdfb02674f
|
[XPU][Kernel] Tune Triton W8A8 block-FP8 GEMM for Intel B70 (#56063)
Signed-off-by: Pawel Manczak <203671809+pmanczak@users.noreply.github.com>
Co-authored-by: Pawel Manczak <203671809+pmanczak@users.noreply.github.com>
|
2026-10-02 12:56:11 +01:00 |
|
|
Simon Danielssonandmergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
98b29aa99a
|
[ROCm][Perf][GLM-5.3-Flash] Add AITER topk backend for decodes (#58167)
Signed-off-by: simondanielsson <simon.danielsson99@hotmail.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-10-02 11:47:41 +01:00 |
|
|
|
4056c8ac1f
|
[Bugfix][HiSparse] Fix MTP acceptance collapse under FULL graphs with a saturated GPU pool (#59309)
Signed-off-by: Lucas Wilkinson <lwilkinson@neuralmagic.com>
Signed-off-by: Matthew Bonanni <mbonanni@redhat.com>
Co-authored-by: Claude Opus 5.5 (1M context) <noreply@anthropic.com>
Co-authored-by: Matthew Bonanni <mbonanni@redhat.com>
|
2026-10-01 23:04:21 -07:00 |
|
|
Qiu ChunshuoandLucas Wilkinson
|
8486f1ebfe
|
[Perf][PCP] Shard decode requests across PCP ranks (#52162)
Signed-off-by: QiuChunshuo <qiuchunshuo@huawei.com>
Co-authored-by: Lucas Wilkinson <LucasWilkinson@users.noreply.github.com>
|
2026-10-01 23:50:13 -04:00 |
|
|
|
b538d807ff
|
[Bugfix][MRV2] Keep GDN prefill checkpoint metadata local to each cache group (#59536)
Signed-off-by: Jingqiao Zhang <ai-jz@users.noreply.github.com>
Signed-off-by: zjy0516 <riverclouds.zhu@qq.com>
Co-authored-by: Jingqiao Zhang <ai-jz@users.noreply.github.com>
Co-authored-by: zjy0516 <riverclouds.zhu@qq.com>
|
2026-10-01 22:59:15 +08:00 |
|
|
|
cb6458c5ce
|
[Core] Remove deprecated mamba_cache_mode "all" (#58997)
Signed-off-by: zjy0516 <riverclouds.zhu@qq.com>
Co-authored-by: Claude Opus 5.5 <noreply@anthropic.com>
Co-authored-by: Thomas Parnell <tpa@zurich.ibm.com>
|
2026-10-01 02:59:37 -07:00 |
|
|
|
5addde2a0a
|
[CPU][Zen] Pass f32 weight scales to the zentorch INT8 MoE (#59434)
Signed-off-by: Ganesh R <Ganesh.R@amd.com>
Co-authored-by: Cursor <cursoragent@cursor.com>
Co-authored-by: Douglas Lehr <91553416+dllehr-amd@users.noreply.github.com>
|
2026-10-01 15:51:53 +08:00 |
|
|
|
e12291d733
|
[CPU][Zen] Add DA8W4 (W4A8) int4 support for dense and MoE layers (#54024)
Signed-off-by: R <Ganesh.R@amd.com>
Signed-off-by: Ganesh R <Ganesh.R@amd.com>
Co-authored-by: Cursor <cursoragent@cursor.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-10-01 15:18:25 +08:00 |
|
|
Andrii SkliarandAndrii Skliar
|
deb148e730
|
[Mamba] Add FlashInfer ReplaySSM support for MTP (#52928)
Signed-off-by: Andrii Skliar <askliar@nvidia.com>
Co-authored-by: Andrii Skliar <askliar@nvidia.com>
|
2026-09-30 21:41:17 +00:00 |
|
|
Aarushi JainandAndreas Karatzas
|
b33e1cb172
|
[ROCm]Transpose compressed-tensors MoE weights on device (#59253)
Co-authored-by: Andreas Karatzas <akaratza@amd.com>
|
2026-09-30 12:44:40 -05:00 |
|
|
Sergey Shlyapnikov
|
4e1182a3a6
|
[ROCm][MoE] Pad the AITER MoE intermediate size at allocation time, and round the expert-group count to a kernel that exists (#55368)
Signed-off-by: Sergei Shliapnikov <sergei.shliapnikov@amd.com>
|
2026-09-30 23:08:21 +08:00 |
|
|
Varun Sundar Rabindranath
|
5463fe4962
|
[KV-Offloading][TP] : Expand replicated_layout detection to multi-group MLA (#57652)
|
2026-09-30 09:11:03 -04:00 |
|
|
almayneandLi, Jiang <jiang1.li@intel.com>
|
93dd80f636
|
[CPU] Conv1d optimised kernel for aarch64 (#54093)
Signed-off-by: Anna Mayne <anna.mayne@arm.com>
Co-authored-by: Li, Jiang <jiang1.li@intel.com>
|
2026-09-30 20:23:42 +08:00 |
|
|
|
df5668e5c9
|
[XPU] Dispatch nn.LayerNorm to fused SYCL kernel via CustomOp (#57172)
Signed-off-by: Michal Ganczarenko <michal.ganczarenko@intel.com>
Co-authored-by: Claude Sonnet 5 <noreply@anthropic.com>
Co-authored-by: Harry Mellor <19981378+hmellor@users.noreply.github.com>
|
2026-09-30 12:19:33 +00:00 |
|
|
Jakub ZakrzewskiandCodex
|
5a4351ab09
|
[MM] Keep device input normalization fused when encoder compilation is enabled (#59195)
Signed-off-by: Jakub Zakrzewski <jzakrzewski@nvidia.com>
Co-authored-by: Codex <codex@openai.com>
|
2026-09-30 11:08:24 +00:00 |
|
|
|
0103a9b96f
|
[Quantization] Add per-token NVFP4 CuTe-DSL MoE backend (#50030)
Signed-off-by: aoshen02 <aoshen@inferact.ai>
Signed-off-by: S1ro1 <matej.sirovatka@gmail.com>
Co-authored-by: aoshen02 <aoshen@inferact.ai>
Co-authored-by: OpenAI Codex <noreply@openai.com>
Co-authored-by: aoshen02 <aoshen02@users.noreply.github.com>
|
2026-09-30 10:42:03 +00:00 |
|
|
|
d71f662606
|
[Bugfix][Model][CPU] Fix Mamba2 quantized in_proj weight and scale loading for TP >1 (#58083)
Signed-off-by: Akash kaothalkar <akash.kaothalkar@ibm.com>
Co-authored-by: Akash kaothalkar <akash.kaothalkar@ibm.com>
Co-authored-by: Antigravity <antigravity@google.com>
Co-authored-by: Li, Jiang <jiang1.li@intel.com>
|
2026-09-30 17:59:02 +08:00 |
|
|
yhcheong (vllmellm)
|
16d4ac4ba3
|
[ROCm][MoE] Support MiMo-V2.6 MXFP4 on gfx942 (#58262)
Signed-off-by: vllmellm <vllm.ellm@embeddedllm.com>
|
2026-09-30 17:23:00 +08:00 |
|
|
Fangzhou AiandCursor Agent
|
77e8b02c8d
|
[ROCm][Perf] Add opt-in a4w4 (FP4 activation) MoE for DeepSeek V4.1 on AITER (#58819)
Signed-off-by: fai <fangzhouai@gmail.com>
Signed-off-by: Fangzhou Ai <31551580+Fangzhou-Ai@users.noreply.github.com>
Co-authored-by: Cursor Agent (Claude Sonnet 5) <cursoragent@cursor.com>
|
2026-09-30 15:07:44 +08:00 |
|
|
Matthew BonanniandClaude Opus 5.5
|
2798f66860
|
[Bugfix][HiSparse] Resolve MTP verification rows with a union residency kernel (#59235)
Signed-off-by: Matthew Bonanni <mbonanni@redhat.com>
Co-authored-by: Claude Opus 5.5 <noreply@anthropic.com>
|
2026-09-30 03:01:45 +00:00 |
|
|
|
467d81d9a0
|
[ROCm] Upgrade MoRI version on rocm dockers required for WideEP DP16 DI CI enablement and fixes for combine API (#56073)
Signed-off-by: Shiksha Patel <shiksha.patel@amd.com>
Signed-off-by: lcskrishna <lollachaitanya@gmail.com>
Co-authored-by: shikamd123 <shikpate@amd.com>
Co-authored-by: Andreas Karatzas <akaratza@amd.com>
|
2026-09-29 18:07:31 +00:00 |
|
|
|
f4917dadc8
|
[Bugfix][Quantization] Stop sleep(level=2) from zeroing compressed-tensors KV scales (#57163)
Signed-off-by: AlanFokCo <alanfok2868@gmail.com>
Signed-off-by: aoshen02 <aoshen02@users.noreply.github.com>
Co-authored-by: Claude Opus 5.5 <noreply@anthropic.com>
Co-authored-by: aoshen02 <aoshen@inferact.ai>
|
2026-09-29 15:34:15 +00:00 |
|
|
Chauncey
|
3e2a7e74a5
|
[Feat][Model] Enable KDA prefill checkpoints for GLM-5.3-Flash (#56960)
Signed-off-by: chaunceyjiang <chaunceyjiang@gmail.com>
|
2026-09-29 09:14:30 +00:00 |
|
|
|
d86cf91240
|
[MM][Mistral3] Image preprocessing optimization (#57531)
Signed-off-by: Jakub Zakrzewski <jzakrzewski@nvidia.com>
Co-authored-by: OpenAI Codex <noreply@openai.com>
Co-authored-by: OpenAI Codex <codex@openai.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-09-29 06:53:38 +00:00 |
|
|
|
63b9931b73
|
[ROCm][DSv4.1] Paged MXFP4 sparse indexer on aiter's MQA-logits kernel (#58671)
Signed-off-by: Mehmet Cagri Kaymak <mehmet.kaymak@amd.com>
Co-authored-by: Claude Opus 5.5 <noreply@anthropic.com>
Co-authored-by: Shanshan Shen <467638484@qq.com>
|
2026-09-29 14:37:57 +08:00 |
|
|
Isotr0pyandcjackal
|
07f1ba2ec6
|
[Multimodal] Remove processsor fallback for fused input norm params resolve (#59073)
Signed-off-by: Isotr0py <Isotr0py@outlook.com>
Signed-off-by: Isotr0py <2037008807@qq.com>
Co-authored-by: cjackal <44624812+cjackal@users.noreply.github.com>
|
2026-09-29 03:33:43 +00:00 |
|
|
Muhammad Ahmed
|
0af34418e9
|
[ROCm][DSv4.1][Perf] Run the delayed mHC seams through aiter's fused Triton kernel (#58655)
Signed-off-by: Ahmed <Muhammad.Ahmed@amd.com>
|
2026-09-29 10:19:10 +08:00 |
|
|
|
9b29370524
|
[Bugfix] Fix moe_wna16 w13 zero-point shard split for 8-bit asym GPTQ MoE (#58950)
Signed-off-by: Spandan Tiwari <sptiwari@amd.com>
Co-authored-by: Claude <noreply@anthropic.com>
Co-authored-by: Andreas Karatzas <akaratza@amd.com>
|
2026-09-28 23:38:28 +00:00 |
|
|
stefankoncarevicandAndreas Karatzas
|
6c300ddb9e
|
[CI][Bugfix] Relax packed_qk_rope_ correctness test to one ULP (#59008)
Signed-off-by: Stefan Koncarevic <stefan.koncarevic@amd.com>
Co-authored-by: Andreas Karatzas <akaratza@amd.com>
|
2026-09-28 17:29:59 +00:00 |
|
|
|
c01368fd64
|
[Quant] Use canonical N-first weight format for CT WNA16 MoE (#52798)
Co-authored-by: Claude Opus 4.6 <noreply@anthropic.com>
Co-authored-by: HDCharles <{"message":"Not Found","documentation_url":"https://docs.github.com/rest/users/emails#list-email-addresses-for-the-authenticated-user","status":"404"}>
Co-authored-by: OpenAI Codex <codex@openai.com>
Co-authored-by: OpenAI Codex <noreply@openai.com>
|
2026-09-28 11:22:44 -06:00 |
|