This website requires JavaScript.
Explore
Help
Sign In
iHore
/
vLLM
Watch
8
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
1
Packages
Projects
Releases
Wiki
Activity
Files
021cdf72bc2295b5dcb60fcbc4b0dae66831cf77
vLLM
/
vllm
/
compilation
/
passes
T
History
Ace Eldeib
b4092176b9
[Bugfix] Complete one-shot fused all-reduce PDL at end to avoid NaN (
#45448
)
2026-06-18 00:54:39 +00:00
..
fusion
[Bugfix] Complete one-shot fused all-reduce PDL at end to avoid NaN (
#45448
)
2026-06-18 00:54:39 +00:00
ir
Preserve layout-changing clones (
#44574
)
2026-06-05 20:45:24 -04:00
utility
Speed up docs build (
#44635
)
2026-06-05 14:51:44 +00:00
__init__.py
[torch.compile] Reorganize vllm/compilation and tests/compile (0/N for vLLM IR) (
#33731
)
2026-02-06 04:19:49 -08:00
fx_utils.py
[torch.compile] Reorganize vllm/compilation and tests/compile (0/N for vLLM IR) (
#33731
)
2026-02-06 04:19:49 -08:00
inductor_pass.py
Speed up docs build (
#44635
)
2026-06-05 14:51:44 +00:00
pass_manager.py
[XPU] Enable sequence parallel support for XPU (
#38608
)
2026-06-14 19:26:46 -07:00
vllm_inductor_pass.py
[Aiter][ROCm] RMSNormGated+GroupedQuantFP8 fusion (
#40710
)
2026-05-14 15:37:09 -04:00