This website requires JavaScript.
Explore
Help
Sign In
iHore
/
vLLM
Watch
8
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
1
Packages
Projects
Releases
Wiki
Activity
Files
09cdcf34aac46a37320bc394cc714ac5f53b937d
vLLM
/
vllm
/
model_executor
/
kernels
T
History
wcy
and
Li, Jiang <jiang1.li@intel.com>
d2c671c29b
[CPU][RISC-V] Add RVV micro GEMM for WNA16 (
#44324
)
...
Signed-off-by: wcy <
233313160abc@gmail.com
> Co-authored-by: Li, Jiang <
jiang1.li@intel.com
>
2026-06-22 12:53:54 +00:00
..
linear
[CPU][RISC-V] Add RVV micro GEMM for WNA16 (
#44324
)
2026-06-22 12:53:54 +00:00
mhc
[Bugfix][Kernel] Fix mHC fused-RMSNorm big-fuse miscompile for hidden_size != 4096 (
#44692
)
2026-06-06 10:44:21 +08:00
__init__.py
[Refactor] [1/N] Reorganize kernel abstraction directory (
#34055
)
2026-02-24 06:47:22 +00:00