Logo
Explore Help
Sign In
iHore/vLLM
Watch 8
Star 0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
166f4e2dc3a6ed1dfc3641611c9a07d8f0e87f9c
vLLM/vllm/kernels
T
History
Chaojun ZhangandKunshang Ji 482cfc20f0 [XPU] Unify XPU RMSNorm kernels with vllm_c and drop redundant XPU-specific implementation (#46981)
Signed-off-by: Chaojun Zhang <chaojun.zhang@intel.com>
Co-authored-by: Kunshang Ji <kunshang.ji@intel.com>
2026-07-31 17:28:18 +08:00
..
helion
[Kernel][Helion] Disable unsafe B200 RMS reduction warp specialization (#50345)
2026-07-30 20:37:52 +00:00
triton
[Perf] FP8 FlashInfer Attn for ViT (#38065)
2026-04-27 13:44:15 +08:00
__init__.py
[XPU] Unify XPU RMSNorm kernels with vllm_c and drop redundant XPU-specific implementation (#46981)
2026-07-31 17:28:18 +08:00
aiter_ops.py
[Compilation]Fuse Transformers Residual Add + RMSNorm (#48757)
2026-07-30 13:46:36 +00:00
oink_ops.py
[vLLM IR] 2/N fused_add_rms_norm and maybe_inplace overload (#36823)
2026-05-01 23:41:15 -04:00
vllm_c.py
[XPU] Unify XPU RMSNorm kernels with vllm_c and drop redundant XPU-specific implementation (#46981)
2026-07-31 17:28:18 +08:00
Powered by Gitea Version: 1.27.2 Page: 244ms Template: 5ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API