This website requires JavaScript.
Explore
Help
Sign In
iHore
/
vLLM
Watch
8
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
1
Packages
Projects
Releases
Wiki
Activity
Files
2f35a022e648f83ea376ee7331deafaba36d7eac
vLLM
/
vllm
/
v1
/
sample
T
History
Jee Jee Li
1caca5a589
[Misc] Add SPDX-FileCopyrightText (
#20428
)
...
Signed-off-by: Jee Jee Li <
pandaleefree@gmail.com
>
2025-07-04 07:40:42 +00:00
..
ops
[V1] LogitsProcessor programming model (
#16728
)
2025-07-02 09:10:42 -07:00
tpu
[V1] Decouple GPU and TPU
InputBatch
(
#19778
)
2025-06-18 06:38:13 +00:00
__init__.py
[V1] Implement vLLM V1 [1/N] (
#9289
)
2024-10-22 01:24:07 -07:00
logits_processor.py
[Misc] Add SPDX-FileCopyrightText (
#20428
)
2025-07-04 07:40:42 +00:00
metadata.py
[V1] LogitsProcessor programming model (
#16728
)
2025-07-02 09:10:42 -07:00
rejection_sampler.py
[Misc] Add SPDX-FileCopyrightText (
#19100
)
2025-06-03 11:20:17 -07:00
sampler.py
[V1] LogitsProcessor programming model (
#16728
)
2025-07-02 09:10:42 -07:00
