Logo
Explore Help
Sign In
iHore/vLLM
Watch 8
Star 0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
33212db2c2daa3bb0692864b1b8c93eb1c8e545d
vLLM/vllm/model_executor/kernels
T
History
KaiandKunshang Ji de2b869ee9 [Bugfix][Kernel] Register int8 scaled_mm as a custom op (#57331)
Signed-off-by: Kai <limkc.reply@gmail.com>
Co-authored-by: Kunshang Ji <kunshang.ji@intel.com>
2026-10-15 09:27:49 +08:00
..
attention
[Perf][DSv4.1] Length-aware candidate block selection in the decode indexer (#61039)
2026-10-14 20:15:58 +00:00
linear
[Bugfix][Kernel] Register int8 scaled_mm as a custom op (#57331)
2026-10-15 09:27:49 +08:00
mhc
[ROCm][DSv4.1][Perf] Run the delayed mHC seams through aiter's fused Triton kernel (#58655)
2026-09-29 10:19:10 +08:00
__init__.py
[Refactor] [1/N] Reorganize kernel abstraction directory (#34055)
2026-02-24 06:47:22 +00:00
Powered by Gitea Version: 1.27.2 Page: 2501ms Template: 7ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API