Logo
Explore Help
Sign In
iHore/vLLM
Watch 8
Star 0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
3989a798249bfa24b6dd22aff599796fcf92dce9
vLLM/tests/kv_transfer
T
History
Kuntai Du 0590ec3fd9 [Core] Implement disagg prefill by StatelessProcessGroup (#10502)
This PR provides initial support for single-node disaggregated prefill in 1P1D scenario.
Signed-off-by: KuntaiDu <kuntai@uchicago.edu>
Co-authored-by: ApostaC <yihua98@uchicago.edu>
Co-authored-by: YaoJiayi <120040070@link.cuhk.edu.cn>
2024-12-01 19:01:00 -06:00
..
disagg_test.py
[Core] Implement disagg prefill by StatelessProcessGroup (#10502)
2024-12-01 19:01:00 -06:00
module_test.py
[Core] Implement disagg prefill by StatelessProcessGroup (#10502)
2024-12-01 19:01:00 -06:00
test_lookup_buffer.py
[Core] Implement disagg prefill by StatelessProcessGroup (#10502)
2024-12-01 19:01:00 -06:00
test_lookup_buffer.sh
[Core] Implement disagg prefill by StatelessProcessGroup (#10502)
2024-12-01 19:01:00 -06:00
test_send_recv.py
[Core] Implement disagg prefill by StatelessProcessGroup (#10502)
2024-12-01 19:01:00 -06:00
test_send_recv.sh
[Core] Implement disagg prefill by StatelessProcessGroup (#10502)
2024-12-01 19:01:00 -06:00
Powered by Gitea Version: 1.27.2 Page: 100ms Template: 8ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API