This website requires JavaScript.
Explore
Help
Sign In
iHore
/
vLLM
Watch
8
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
2
Packages
Projects
Releases
Wiki
Activity
Files
4bf06be985c64edbb0c8b0f994ceff787ce84b09
vLLM
/
vllm
/
model_executor
/
kernels
T
History
Lain
882ca8d696
[Kernel] add Flashinfer cutedsl w4a16 linear (
#53014
)
...
Signed-off-by: Siyuan Fu <
siyuanf@nvidia.com
>
2026-09-01 02:49:14 +00:00
..
attention
[Attention][DSA] support dcp for FLASHINFER_MLA_SPARSE (
#46076
)
2026-07-01 00:32:20 -04:00
linear
[Kernel] add Flashinfer cutedsl w4a16 linear (
#53014
)
2026-09-01 02:49:14 +00:00
mhc
[ROCm][Perf] Fuse DeepSeek-V4 mHC post/pre and RMSNorm with AITER (
#52737
)
2026-08-20 04:51:04 +00:00
__init__.py
[Refactor] [1/N] Reorganize kernel abstraction directory (
#34055
)
2026-02-24 06:47:22 +00:00