This website requires JavaScript.
Explore
Help
Sign In
iHore
/
vLLM
Watch
8
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
1
Packages
Projects
Releases
Wiki
Activity
Files
541c1852d37b9502fbc06253def70e901ca0c352
vLLM
/
vllm
/
model_executor
T
History
Cyrus Leung
and
Roger Wang
1f26efbb3a
[Model] Support SigLIP encoder and alternative decoders for LLaVA models (
#7153
)
...
Co-authored-by: Roger Wang <
136131678+ywang96@users.noreply.github.com
>
2024-08-06 16:55:31 +08:00
..
guided_decoding
Support for guided decoding for offline LLM (
#6878
)
2024-08-04 03:12:09 +00:00
layers
[Core] Support loading GGUF model (
#5191
)
2024-08-05 17:54:23 -06:00
model_loader
[Model] Support SigLIP encoder and alternative decoders for LLaVA models (
#7153
)
2024-08-06 16:55:31 +08:00
models
[Model] Support SigLIP encoder and alternative decoders for LLaVA models (
#7153
)
2024-08-06 16:55:31 +08:00
__init__.py
[Core] Refactor Attention Take 2 (
#3462
)
2024-03-25 04:39:33 +00:00
custom_op.py
[Hardware][Intel GPU] Add Intel GPU(XPU) inference backend (
#3814
)
2024-06-17 11:01:25 -07:00
pooling_metadata.py
[Model][Misc] Add e5-mistral-7b-instruct and Embedding API (
#3734
)
2024-05-11 11:30:37 -07:00
sampling_metadata.py
[Core] Comment out unused code in sampler (
#7023
)
2024-08-02 00:58:26 -07:00
utils.py
[Hardware][Neuron] Refactor neuron support (
#3471
)
2024-03-22 01:22:17 +00:00