Logo
Explore Help
Sign In
iHore/vLLM
Watch 8
Star 0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
5ed15f42b93d4ea7b40f4dfc2dd7f12a44c99d75
vLLM/vllm/model_executor/kernels/linear
T
History
Xin Hemergify[bot] <37929162+mergify[bot]@users.noreply.github.com>Kunshang Ji
5ed15f42b9 Fix the E8M0 scale computation in the MXFP4 (W4A4) MOE CUTLASS kernel (#43557)
Signed-off-by: Xin He <xin3.he@intel.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
Co-authored-by: Kunshang Ji <kunshang.ji@intel.com>
2026-06-15 06:04:54 -07:00
..
mixed_precision
[Kernel] Consolidate Marlin thread-tile padding across all dense Marlin paths (#45295)
2026-06-12 13:46:21 -07:00
mxfp4
Fix the E8M0 scale computation in the MXFP4 (W4A4) MOE CUTLASS kernel (#43557)
2026-06-15 06:04:54 -07:00
mxfp8
[MXFP8] [XPU] add a new compressed tensor schema and add a xpu mxfp8 gemm kernel (#38707)
2026-04-13 16:59:20 +08:00
nvfp4
Add the QuantizedActivation linear-kernel contract (#44260)
2026-06-12 13:48:15 -07:00
scaled_mm
[Perf] SM90 cutlass fp8 mm supports odd M by swap_ab, 180~290% kernel performance improvement (#44572)
2026-06-13 12:05:45 -07:00
__init__.py
Deprecations for v0.23 and v0.24 (#44992)
2026-06-11 14:35:38 +00:00
base.py
Add the QuantizedActivation linear-kernel contract (#44260)
2026-06-12 13:48:15 -07:00
zentorch_utils.py
[CPU][Zen] Route W8A8 and W4A16 linear inference through zentorch on AMD Zen CPUs (#41813)
2026-05-30 14:17:21 -05:00
Powered by Gitea Version: 1.27.2 Page: 201ms Template: 8ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API