This website requires JavaScript.
Explore
Help
Sign In
iHore
/
vLLM
Watch
8
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
1
Packages
Projects
Releases
Wiki
Activity
Files
6cc8577421f2c02b1a908a551e15d4e8fdd2ba49
vLLM
/
vllm
/
platforms
T
History
TJian
0ba46d4b11
[ROCm][DSV4] Enable Tilelang MHC replacing torch/triton mhc (
#43679
)
...
Signed-off-by: tjtanaa <
tunjian.tan@embeddedllm.com
>
2026-05-28 07:05:28 +00:00
..
__init__.py
[Platform] Fix RISC-V platform detection (lscpu parsing + non-NUMA meminfo) (
#40427
)
2026-04-24 04:33:05 +00:00
cpu.py
[CPU] Experimentally enable Triton and MRV2 (
#43225
)
2026-05-22 01:48:17 -07:00
cuda.py
[ROCm][DSV4] Enable Tilelang MHC replacing torch/triton mhc (
#43679
)
2026-05-28 07:05:28 +00:00
interface.py
[ROCm][DSV4] Enable Tilelang MHC replacing torch/triton mhc (
#43679
)
2026-05-28 07:05:28 +00:00
rocm.py
[Attention] Make FlexAttention and FlashAttention use num-blocks first layouts (
#42095
)
2026-05-26 19:55:56 -07:00
tpu.py
[Refactor][TPU] Remove torch_xla path and use tpu-inference (
#30808
)
2026-01-07 16:07:16 +08:00
xpu.py
[Attention] Make FlexAttention and FlashAttention use num-blocks first layouts (
#42095
)
2026-05-26 19:55:56 -07:00
zen_cpu.py
[ZenCPU] AMD Zen CPU Backend with supported dtypes via zentorch weekly (
#39967
)
2026-04-18 06:22:37 +00:00