Logo
Explore Help
Sign In
iHore/vLLM
Watch 8
Star 0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
6d1daa9fe53f39a7b494cf6c8e433a73eec78a76
vLLM/tests/kernels/ultraquant
T
History
aditi-amd 385d86a6cf [Attention] Add UltraQuant 4-bit KV cache backend (FlyDSL D=256) (#57057)
Signed-off-by: Aditi Rana <aditi.rana@amd.com>
2026-10-06 20:42:52 +00:00
..
test_config.py
[Attention] Add UltraQuant 4-bit KV cache backend (FlyDSL D=256) (#57057)
2026-10-06 20:42:52 +00:00
test_decode_vs_reference.py
[Attention] Add UltraQuant 4-bit KV cache backend (FlyDSL D=256) (#57057)
2026-10-06 20:42:52 +00:00
test_dequant_vs_reference.py
[Attention] Add UltraQuant 4-bit KV cache backend (FlyDSL D=256) (#57057)
2026-10-06 20:42:52 +00:00
test_flydsl_decode_d256.py
[Attention] Add UltraQuant 4-bit KV cache backend (FlyDSL D=256) (#57057)
2026-10-06 20:42:52 +00:00
test_seam_contract.py
[Attention] Add UltraQuant 4-bit KV cache backend (FlyDSL D=256) (#57057)
2026-10-06 20:42:52 +00:00
test_store_vs_reference.py
[Attention] Add UltraQuant 4-bit KV cache backend (FlyDSL D=256) (#57057)
2026-10-06 20:42:52 +00:00
Powered by Gitea Version: 1.27.2 Page: 549ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API