Logo
Explore Help
Sign In
iHore/vLLM
Watch 8
Star 0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
75fdcc82a5a5ee859e46b489f78630ab61ed40b7
vLLM/tests/basic_correctness
T
History
Andreas KaratzasMatthew WongMatt
3f5a1e1733 [ROCm][CI] Expand basic correctness target suites (#46573)
Signed-off-by: Andreas Karatzas <akaratza@amd.com>
Signed-off-by: Matthew Wong <Matthew.Wong2@amd.com>
Co-authored-by: Matthew Wong <Matthew.Wong2@amd.com>
Co-authored-by: Matt <156021403+mawong-amd@users.noreply.github.com>
2026-06-25 12:18:57 +08:00
..
__init__.py
[CI/Build] Move test_utils.py to tests/utils.py (#4425)
2024-05-13 23:50:09 +09:00
test_basic_correctness.py
[ROCm][CI] Expand basic correctness target suites (#46573)
2026-06-25 12:18:57 +08:00
test_cpu_offload.py
[Feature] Support CPU Offloading without Pytorch Pinned Memory that leads to doubled allocation (#32993)
2026-02-13 08:11:26 -08:00
test_mem.py
[XPU][Feature] transparent sleep mode support for XPU platform (#37149)
2026-06-07 10:45:31 +08:00
test_prefetch_offload.py
[offloader] v2: Hide weight onloading latency via prefetching (#29941)
2026-02-25 17:20:59 -08:00
Powered by Gitea Version: 1.27.2 Page: 555ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API