This website requires JavaScript.
Explore
Help
Sign In
iHore
/
vLLM
Watch
8
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
1
Packages
Projects
Releases
Wiki
Activity
Files
83990f5bcc0b5eb08b2f1fd1b109fa8a31b122f3
vLLM
/
vllm
/
model_executor
/
kernels
T
History
Li, Jiang
c3ccc0e957
[Model] Add DeepSeek-V4 CPU backend (
#55355
)
...
Signed-off-by: jiang1.li <
jiang1.li@intel.com
>
2026-09-10 14:14:48 +08:00
..
attention
[2/N][warmup][DSv4] Migrate sequence and DCP kernels (
#53564
)
2026-09-07 09:35:54 -04:00
linear
[Model] Add DeepSeek-V4 CPU backend (
#55355
)
2026-09-10 14:14:48 +08:00
mhc
[Model] Add DeepSeek-V4 CPU backend (
#55355
)
2026-09-10 14:14:48 +08:00
__init__.py
[Refactor] [1/N] Reorganize kernel abstraction directory (
#34055
)
2026-02-24 06:47:22 +00:00