This website requires JavaScript.
Explore
Help
Sign In
iHore
/
vLLM
Watch
8
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
1
Packages
Projects
Releases
Wiki
Activity
Files
899e2ef558e7345b99bc0d53c2e1c60ffdca7470
vLLM
/
vllm
/
platforms
T
History
gausah01
and
Li, Jiang <jiang1.li@intel.com>
28097d5638
[Bugfix][CPU] Fix CPU KV cache fallback memory allocation (
#29604
)
...
Signed-off-by: Gauri Sahnan <
gauri.sahnan@arm.com
> Co-authored-by: Li, Jiang <
jiang1.li@intel.com
>
2025-12-04 13:01:15 +08:00
..
__init__.py
[TPU] Rename path to tpu platform (
#28452
)
2025-11-11 19:16:47 +00:00
cpu.py
[Bugfix][CPU] Fix CPU KV cache fallback memory allocation (
#29604
)
2025-12-04 13:01:15 +08:00
cuda.py
[Bugfix][MM encoder] Fix ViT attention backend resolving for Turing GPU (
#29614
)
2025-11-27 19:17:37 +00:00
interface.py
[Attention] Update attention imports (
#29540
)
2025-11-27 11:19:09 -05:00
rocm.py
[Attention] Update attention imports (
#29540
)
2025-11-27 11:19:09 -05:00
tpu.py
[Attention] Update attention imports (
#29540
)
2025-11-27 11:19:09 -05:00
xpu.py
[Attention] Update attention imports (
#29540
)
2025-11-27 11:19:09 -05:00