Logo
Explore Help
Sign In
iHore/vLLM
Watch 8
Star 0
Fork 0
Code Issues Pull Requests Actions 2 Packages Projects Releases Wiki Activity
Files
8b4d93ba2b4e4e79062fd59a35a623e381dcf6b0
vLLM/vllm/kernels
T
History
cyq e06a83445c [Bugfix] Normalize slashes in Helion GPU names (#46101)
Signed-off-by: cyq <15000851237@163.com>
2026-06-24 18:22:49 -05:00
..
helion
[Bugfix] Normalize slashes in Helion GPU names (#46101)
2026-06-24 18:22:49 -05:00
triton
[Perf] FP8 FlashInfer Attn for ViT (#38065)
2026-04-27 13:44:15 +08:00
__init__.py
[vLLM IR] 1/N Implement IR skeleton and rms_norm op (#33825)
2026-03-31 22:15:05 -04:00
aiter_ops.py
[vLLM IR] 2/N fused_add_rms_norm and maybe_inplace overload (#36823)
2026-05-01 23:41:15 -04:00
oink_ops.py
[vLLM IR] 2/N fused_add_rms_norm and maybe_inplace overload (#36823)
2026-05-01 23:41:15 -04:00
vllm_c.py
[Kernel] Add weightless RMSNorm CUDA kernels for has_weight=False (#41430) (#44109)
2026-06-16 23:45:55 -07:00
xpu_ops.py
[Kernel] Add weightless RMSNorm CUDA kernels for has_weight=False (#41430) (#44109)
2026-06-16 23:45:55 -07:00
Powered by Gitea Version: 1.27.2 Page: 921ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API