Logo
Explore Help
Sign In
iHore/vLLM
Watch 8
Star 0
Fork 0
Code Issues Pull Requests Actions 2 Packages Projects Releases Wiki Activity
Files
aaacf173243d7700a7a245489198a5f22d96f745
vLLM/tests/basic_correctness
T
History
Li, Jiang a2ae496589 [CPU] Support FP8 KV cache (#14741)
Signed-off-by: jiang1.li <jiang1.li@intel.com>
2025-03-14 22:07:36 -07:00
..
__init__.py
[CI/Build] Move test_utils.py to tests/utils.py (#4425)
2024-05-13 23:50:09 +09:00
test_basic_correctness.py
[misc] Rename Ray ADAG to Compiled Graph (#13928)
2025-02-26 20:03:28 -08:00
test_chunked_prefill.py
[CPU] Support FP8 KV cache (#14741)
2025-03-14 22:07:36 -07:00
test_cpu_offload.py
[V1] V1 Enablement Oracle (#13726)
2025-03-14 22:02:20 -07:00
test_cumem.py
[V1][Core] Fix memory issue with logits & sampling (#14508)
2025-03-11 04:03:41 +00:00
test_preemption.py
[V1] V1 Enablement Oracle (#13726)
2025-03-14 22:02:20 -07:00
Powered by Gitea Version: 1.27.2 Page: 135ms Template: 5ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API