This website requires JavaScript.
Explore
Help
Sign In
iHore
/
vLLM
Watch
8
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
2
Packages
Projects
Releases
Wiki
Activity
Files
b5e34e1fcaefaf1d28249b6db17c99084ea25b5e
vLLM
/
vllm
/
platforms
T
History
Sage Moore
8c760b6ab6
[ROCm] Refactor ROCm attention backend selection logic (
#35246
)
...
Signed-off-by: Sage Moore <
sage@neuralmagic.com
>
2026-03-05 10:51:26 -06:00
..
__init__.py
[XPU] remove common path warning log (
#33769
)
2026-02-04 16:40:17 +08:00
cpu.py
[CI/Build] CPU release supports both of AVX2 and AVX512 (
#35466
)
2026-02-28 04:35:21 +00:00
cuda.py
Add platform method to enable custom collective ops registration (
#34760
)
2026-03-05 00:50:32 +00:00
interface.py
Add platform method to enable custom collective ops registration (
#34760
)
2026-03-05 00:50:32 +00:00
rocm.py
[ROCm] Refactor ROCm attention backend selection logic (
#35246
)
2026-03-05 10:51:26 -06:00
tpu.py
[Refactor][TPU] Remove torch_xla path and use tpu-inference (
#30808
)
2026-01-07 16:07:16 +08:00
xpu.py
[XPU][NIXL] Add GPUDirect RDMA support for XPU (
#35270
)
2026-03-03 08:42:49 +08:00