Logo
Explore Help
Sign In
iHore/vLLM
Watch 8
Star 0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
b977407d8be3bc076c1e2d6f3df02b9bdbd1fab9
vLLM/vllm/model_executor/kernels
T
History
Li, Jiang c8602c7906 [CPU] Refine CPU kernel dispatch (#50801)
Signed-off-by: jiang1.li <jiang1.li@intel.com>
2026-08-03 17:42:53 +08:00
..
attention
[Attention][DSA] support dcp for FLASHINFER_MLA_SPARSE (#46076)
2026-07-01 00:32:20 -04:00
linear
[CPU] Refine CPU kernel dispatch (#50801)
2026-08-03 17:42:53 +08:00
mhc
[Bugfix] Fix mHC block-M prenorm GEMM cross-row reduction carry-over (#49429)
2026-07-27 04:42:47 +00:00
__init__.py
[Refactor] [1/N] Reorganize kernel abstraction directory (#34055)
2026-02-24 06:47:22 +00:00
Powered by Gitea Version: 1.27.2 Page: 601ms Template: 7ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API