vLLM/vllm/platforms at d5b31c954d511ecdb486e84c71d52d2a5c28ade4 - vLLM

iHore/vLLM

Fork 0

Files

T

History

628c436301 [New Model][ROCm] Add AMD support for DeepSeek V4 (#40871 )

Signed-off-by: ganyi <ygan@amd.com>
Signed-off-by: whx-sjtu <xiaowang990929@gmail.com>
Signed-off-by: tjtanaa <tunjian.tan@embeddedllm.com>
Signed-off-by: tjtanaavllm <tunjian.tan@amd.com>
Co-authored-by: ganyi <ygan@amd.com>
Co-authored-by: tjtanaa <tunjian.tan@embeddedllm.com>
Co-authored-by: tjtanaavllm <tunjian.tan@amd.com>

2026-05-05 08:55:37 -07:00

__init__.py

[Platform] Fix RISC-V platform detection (lscpu parsing + non-NUMA meminfo) (#40427 )

2026-04-24 04:33:05 +00:00

cpu.py

[Feat] CPU fp8 attn for AMX/AVX-512 (#39445 )

2026-04-29 20:43:21 +08:00

cuda.py

[vLLM IR] 2/N fused_add_rms_norm and maybe_inplace overload (#36823 )

2026-05-01 23:41:15 -04:00

interface.py

[Feature] TurboQuant: support hybrid models and uniform quantization (#39931 )