This website requires JavaScript.
Explore
Help
Sign In
iHore
/
vLLM
Watch
8
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
1
Packages
Projects
Releases
Wiki
Activity
Files
d8eabdbfbe93ecc8a8d5cb8a55c5067a443a8796
vLLM
/
vllm
/
platforms
T
History
maobaolong
and
Li, Jiang <jiang1.li@intel.com>
13726c80fe
[CPU] Add MLA backend so DeepSeek-V2/V3 can run on CPU (
#49453
)
...
Signed-off-by: baoloongmao <
baoloongmao@tencent.com
> Co-authored-by: Li, Jiang <
jiang1.li@intel.com
>
2026-08-06 16:51:41 +08:00
..
__init__.py
[Core] Ensure memory is pinned prior to async h2d copy (
#45424
)
2026-06-20 20:02:24 -07:00
cpu.py
[CPU] Add MLA backend so DeepSeek-V2/V3 can run on CPU (
#49453
)
2026-08-06 16:51:41 +08:00
cuda.py
[Bugfix] Fix WSL circular import from pin_memory warning_once (
#48444
)
2026-07-20 18:30:55 -07:00
interface.py
[New model] Kimi K3 (
#50000
)
2026-07-30 03:49:58 -07:00
rocm.py
[ROCm] Enable AITER and FP8 inference on GFX120x (
#43615
)
2026-08-03 16:45:37 -05:00
tpu.py
[Refactor][TPU] Remove torch_xla path and use tpu-inference (
#30808
)
2026-01-07 16:07:16 +08:00
xpu.py
[XPU] update warning of XPU Graph (
#50236
)
2026-08-06 06:33:33 +00:00
zen_cpu.py
[ZenCPU] AMD Zen CPU Backend with supported dtypes via zentorch weekly (
#39967
)
2026-04-18 06:22:37 +00:00