Logo
Explore Help
Sign In
iHore/vLLM
Watch 8
Star 0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
de1a86b7dea68dffdfbeda77c8407c587ee90542
vLLM/vllm/platforms
T
History
Li, Jiang 261801242f [Bugfix] Avoid OpenMP thread reallocation in CPU torch compile (#37391)
Signed-off-by: jiang1.li <jiang1.li@intel.com>
2026-03-18 07:51:39 +00:00
..
__init__.py
In-Tree AMD Zen CPU Backend via zentorch [1/N] (#35970)
2026-03-15 23:35:35 +00:00
cpu.py
[Bugfix] Avoid OpenMP thread reallocation in CPU torch compile (#37391)
2026-03-18 07:51:39 +00:00
cuda.py
[Perf] Set Flashinfer sparse MLA as default backend for FP8 kv cache (#37252)
2026-03-17 20:09:20 +00:00
interface.py
In-Tree AMD Zen CPU Backend via zentorch [1/N] (#35970)
2026-03-15 23:35:35 +00:00
rocm.py
[ROCm] Validate block_size for explicitly selected attention backends (#36846)
2026-03-17 17:04:40 -05:00
tpu.py
[Refactor][TPU] Remove torch_xla path and use tpu-inference (#30808)
2026-01-07 16:07:16 +08:00
xpu.py
[XPU] Support LoRA via torch.compile on XPU platform (#36962)
2026-03-13 10:34:59 +00:00
zen_cpu.py
In-Tree AMD Zen CPU Backend via zentorch [1/N] (#35970)
2026-03-15 23:35:35 +00:00
Powered by Gitea Version: 1.27.2 Page: 175ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API