Logo
Explore Help
Sign In
iHore/vLLM
Watch 8
Star 0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
dffbb714e4e8e4b95ccc888df98d47c7d2cef78d
vLLM/tests/compile/passes/ir
T
History
JooHo LeeAndreas KaratzasCyrus Leung
78e84261ab [Performance] Add Triton kernel for Gemma3n sparse GELU (#48498)
Signed-off-by: BWAAEEEK <jooho414@gmail.com>
Co-authored-by: Andreas Karatzas <akaratza@amd.com>
Co-authored-by: Cyrus Leung <tlleungac@connect.ust.hk>
2026-09-14 07:42:15 +00:00
..
__init__.py
[vLLM IR] 1/N Implement IR skeleton and rms_norm op (#33825)
2026-03-31 22:15:05 -04:00
test_clone_cleanup.py
Preserve layout-changing clones (#44574)
2026-06-05 20:45:24 -04:00
test_inplace_functionalization.py
[vLLM IR] 2/N fused_add_rms_norm and maybe_inplace overload (#36823)
2026-05-01 23:41:15 -04:00
test_lowering.py
[Performance] Add Triton kernel for Gemma3n sparse GELU (#48498)
2026-09-14 07:42:15 +00:00
Powered by Gitea Version: 1.27.2 Page: 998ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API