Logo
Explore Help
Sign In
iHore/vLLM
Watch 8
Star 0
Fork 0
Code Issues Pull Requests Actions 1 Packages Projects Releases Wiki Activity
Files
ec2dcd80bc173c06a4c48377d4a6b6ca2c78a2f5
vLLM/vllm/platforms
T
History
Cyrus Leung 6aa8f9a4e7 [Core] Rework dtype resolution (#18751)
Signed-off-by: DarkLight1337 <tlleungac@connect.ust.hk>
2025-06-01 11:04:23 +08:00
..
__init__.py
[Misc] Reduce logs on startup (#18649)
2025-05-24 23:03:53 -07:00
cpu.py
[Core] Rework dtype resolution (#18751)
2025-06-01 11:04:23 +08:00
cuda.py
[Core] Enable CUDA graphs for DP + All2All kernels (#18724)
2025-05-28 22:55:30 +00:00
hpu.py
[Hardware] correct method signatures for HPU,ROCm,XPU (#18551)
2025-05-22 22:31:59 -07:00
interface.py
[Platform][Dist] Make torch distributed process group extendable (#18763)
2025-05-28 10:52:34 +00:00
neuron.py
[Neuron] Add multi-LoRA support for Neuron. (#18284)
2025-05-29 16:41:22 +08:00
rocm.py
[ROCm][Kernel] Add gfx950 support for skinny gemms (#18010)
2025-05-31 07:40:05 -07:00
tpu.py
[Platform] Move platform check to right place (#18470)
2025-05-22 12:11:28 -07:00
xpu.py
[Hardware] correct method signatures for HPU,ROCm,XPU (#18551)
2025-05-22 22:31:59 -07:00
Powered by Gitea Version: 1.27.2 Page: 85ms Template: 6ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API