This website requires JavaScript.
Explore
Help
Sign In
iHore
/
vLLM
Watch
8
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
1
Packages
Projects
Releases
Wiki
Activity
Files
f191d5630e371a575bee2ab4eedc9332dcfd43f9
vLLM
/
vllm
/
model_executor
/
kernels
/
linear
T
History
JartX
0cff0741ff
[Kernel][ROCm] Native W4A16 kernel for AMD RDNA3 (gfx1100) — fp16 + bf16 (
#41394
)
...
Signed-off-by: JartX <
sagformas@epdcenter.es
>
2026-05-29 11:04:40 +00:00
..
mixed_precision
[Kernel][ROCm] Native W4A16 kernel for AMD RDNA3 (gfx1100) — fp16 + bf16 (
#41394
)
2026-05-29 11:04:40 +00:00
mxfp4
[XPU] [CT] Enable CT W4A4MxFp4 path and add xpu kernel (
#38896
)
2026-05-13 06:43:00 -07:00
mxfp8
[MXFP8] [XPU] add a new compressed tensor schema and add a xpu mxfp8 gemm kernel (
#38707
)
2026-04-13 16:59:20 +08:00
nvfp4
[Bugfix][CI] Add missing import of pad_nvfp4_activation_for_cutlass in flashinfer (
#43237
)
2026-05-20 11:59:12 -07:00
scaled_mm
[Perf] Optimize Fp8BlockScaledMMLinearKernel input_scale tensor using new_empty() (
#43677
)
2026-05-26 19:55:52 -07:00
__init__.py
[Kernel][ROCm] Native W4A16 kernel for AMD RDNA3 (gfx1100) — fp16 + bf16 (
#41394
)
2026-05-29 11:04:40 +00:00
base.py
[W8A8 Block Linear Refactor][2/N] Remove W8A8Fp8BlockLinearOp and adopt Fp8 block linear kernel selections. (
#33892
)
2026-04-09 08:50:39 +08:00