Logo
Explore Help
Sign In
iHore/vLLM
Watch 8
Star 0
Fork 0
Code Issues Pull Requests Actions 2 Packages Projects Releases Wiki Activity
Files
f727951d3f0dbeb9acdb8a2f7ebfecaeb67090b3
vLLM/vllm/model_executor/kernels/linear
T
History
Ma JianandKunshang Ji ef0d084b4b [XPU] Fix FP8 block scale layout for MLA compatibility (#50349)
Signed-off-by: Ma Jian <jian1.ma@intel.com>
Co-authored-by: Kunshang Ji <kunshang.ji@intel.com>
2026-07-31 11:05:35 +08:00
..
cute_dsl
[Model] Add Kimi K3 support: model files and kernels [1/N] (#50089)
2026-07-29 14:10:58 +08:00
mixed_precision
[Bugfix] Preserve Marlin runtime tensor storage across weight reload (#48438)
2026-07-30 14:50:03 -07:00
mxfp4
[ROCm][Quark][6/N] Use MXFP4 linear kernel abstraction for aiter backend (#49348)
2026-07-27 21:35:57 -05:00
mxfp8
[ROCm][Perf] MXFP8 dense-linear + grouped-MoE GEMM optimizations for MiniMax-M3 (#46117)
2026-07-08 04:03:34 +00:00
nvfp4
[Quantization] add humming moe backend to all dense/moe oracles (#41652)
2026-07-06 13:36:07 -07:00
scaled_mm
[XPU] Fix FP8 block scale layout for MLA compatibility (#50349)
2026-07-31 11:05:35 +08:00
__init__.py
[Quantization] Honor --linear-backend for ModelOpt W4A16 (#50273)
2026-07-30 13:19:56 -07:00
base.py
Add the QuantizedActivation linear-kernel contract (#44260)
2026-06-12 13:48:15 -07:00
zentorch_utils.py
[CPU][Zen] Route W8A8 and W4A16 linear inference through zentorch on AMD Zen CPUs (#41813)
2026-05-30 14:17:21 -05:00
Powered by Gitea Version: 1.27.2 Page: 178ms Template: 7ms
Auto
English
Bahasa Indonesia Deutsch English Español Français Gaeilge Italiano Latviešu Magyar nyelv Nederlands Polski Português de Portugal Português do Brasil Suomi Svenska Türkçe Čeština Ελληνικά Български Русский Українська فارسی മലയാളം 日本語 简体中文 繁體中文(台灣) 繁體中文(香港) 한국어
Licenses API