[ROCm] Add tuned selective_state_update float32 config for AMD Instinct MI300X (#47947)

Signed-off-by: vanshbhatia-amd <210711135+vanshbhatia-amd@users.noreply.github.com>
Co-authored-by: vanshbhatia-amd <210711135+vanshbhatia-amd@users.noreply.github.com>
This commit is contained in:
vanshbhatia-amd
2026-07-08 11:09:02 +00:00
committed by GitHub
co-authored by vanshbhatia-amd
parent 285c08c036
commit eeaf23107f
@@ -0,0 +1,51 @@
{
"triton_version": "3.4.0",
"128": {
"BLOCK_SIZE_M": 8,
"num_warps": 4
},
"256": {
"BLOCK_SIZE_M": 8,
"num_warps": 4
},
"1024": {
"BLOCK_SIZE_M": 64,
"num_warps": 1
},
"2048": {
"BLOCK_SIZE_M": 32,
"num_warps": 4
},
"4096": {
"BLOCK_SIZE_M": 32,
"num_warps": 4
},
"8192": {
"BLOCK_SIZE_M": 8,
"num_warps": 1
},
"16384": {
"BLOCK_SIZE_M": 32,
"num_warps": 4
},
"32768": {
"BLOCK_SIZE_M": 8,
"num_warps": 1
},
"65536": {
"BLOCK_SIZE_M": 64,
"num_warps": 4
},
"131072": {
"BLOCK_SIZE_M": 64,
"num_warps": 4
},
"196608": {
"BLOCK_SIZE_M": 64,
"num_warps": 1
},
"262144": {
"BLOCK_SIZE_M": 64,
"num_warps": 4
}
}