 Zhenzhong XuandKunshang Ji
|
6a70913590
|
[XPU] bump up auto-round-lib to 0.16.0 (#60976)
Signed-off-by: Zhenzhong1 <zhenzhong.xu@intel.com>
Co-authored-by: Kunshang Ji <kunshang.ji@intel.com>
|
2026-10-12 14:47:59 +08:00 |
|
Zhenzhong Xu
|
e29af0a2af
|
[XPU] bump up auto-round-lib to 0.15.0 (#54515)
Signed-off-by: Zhenzhong1 <zhenzhong.xu@intel.com>
|
2026-09-01 08:24:28 +08:00 |
|
 Zhenzhong XuandKunshang Ji
|
bd575a0d0b
|
[AutoRound] Support AutoRound Format Block-Wise FP8 in vLLM (#47434)
Signed-off-by: Zhenzhong1 <zhenzhong.xu@intel.com>
Signed-off-by: Zhenzhong Xu <zhenzhong.xu@intel.com>
Co-authored-by: Kunshang Ji <kunshang.ji@intel.com>
|
2026-08-31 22:56:20 +08:00 |
|
![mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>](/assets/img/avatar_default.png) 
|
5d07e268b1
|
[Quantization][INC]Add MXFP8 Linear Support (#47514)
Signed-off-by: Zhenzhong1 <zhenzhong.xu@intel.com>
Signed-off-by: Zhenzhong Xu <zhenzhong.xu@intel.com>
Co-authored-by: Yi Liu <yi4.liu@intel.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-07-27 14:26:31 +08:00 |
|
 Zhenzhong XuandKunshang Ji
|
0b0ef8d7eb
|
[Quantization][INC][ARK] Support INT2 XPU WOQ Linear (#47521)
Signed-off-by: Zhenzhong1 <zhenzhong.xu@intel.com>
Signed-off-by: Zhenzhong Xu <zhenzhong.xu@intel.com>
Co-authored-by: Kunshang Ji <kunshang.ji@intel.com>
|
2026-07-14 08:29:45 +08:00 |
|
![mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>](/assets/img/avatar_default.png) Zhenzhong Xuandmergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
d9c1767cd4
|
[INC][ARK] Direct Register Custom Op for ARK (#46361)
Signed-off-by: Zhenzhong1 <zhenzhong.xu@intel.com>
Co-authored-by: mergify[bot] <37929162+mergify[bot]@users.noreply.github.com>
|
2026-07-06 13:45:50 +08:00 |
|
Zhenzhong Xu
|
1ea9401364
|
[Quantization][Autoround][Toolkit] Add W4A16 Support (#39778)
Signed-off-by: Zhenzhong1 <zhenzhong.xu@intel.com>
Signed-off-by: Zhenzhong Xu <zhenzhong.xu@intel.com>
|
2026-05-14 19:18:49 +08:00 |
|
Zhenzhong Xu
|
60995c05b4
|
[Quantization][Autoround][CPU] Add W4A16 Support (#38192)
Signed-off-by: Zhenzhong1 <zhenzhong.xu@intel.com>
Signed-off-by: Zhenzhong Xu <zhenzhong.xu@intel.com>
|
2026-04-15 18:38:31 +08:00 |
|